Classifications

• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03G—CONTROL OF AMPLIFICATION
  • H03G3/00—Gain control in amplifiers or frequency changers without distortion of the input signal
  • H03G3/20—Automatic control
  • H03G3/30—Automatic control in amplifiers having semiconductor devices
  • H03G3/3036—Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers
  • H03G3/3042—Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers in modulators, frequency-changers, transmitters or power amplifiers
  • H03G3/3047—Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers in modulators, frequency-changers, transmitters or power amplifiers for intermittent signals, e.g. burst signals

Definitions

• This invention relates to power control of pulsed transmitters, more particularly, to power control in non-constant envelope modulation where amplitude modulation (AM) is also required.
• AM amplitude modulation
• a power control loop in wireless applications is to control transient responses when ramping (keying) up or down.
• Another function of a power control loop is to control and maintain output power at a desired level. Minimizing transients and controlling loop speed are both important in the design of a power control loop for Time Division Multiple Access (or TDMA) type systems.
• TDMA Time Division Multiple Access
• a framed structure comprises a number of time slots
• a wireless communications system using TDMA for example, a Group Special Mobile (or GSM) system, transmits and receives information over each assigned slot or channel.
• TDMA for example, a Group Special Mobile (or GSM) system
• GSM Group Special Mobile
• Each channel is specified to ramp up to a required power level for burst transmissions and ramp down to a required power level in a predetermined amount of time.
• GSM specifications also require that the power at the start and end of a burst must be at a specified minimum level and that the transition from the minimum power level to the final required power level must be completed in a specified time window.
• the time frame for ramping up and down is specified in order to reduce the generation of transient side bands and interference on adjacent channels.
• FIG. 1 depicts a block diagram of a power control loop currently in use.
• a variable attenuator 102 controls the input of a power amplifier chain 104.
• the input to the variable attenuator 102 is a modulated transmission signal, Pin.
• the output, Pout, of the power amplifier chain 104 is connected to an antenna for transmission.
• a control voltage, V c is applied to the variable attenuator 102 to control the attenuation of Pin.
• the control voltage, V c is adjusted to allow the power control loop to maintain required power levels (according to the wireless protocol specification) when ramping and during transmission bursts.
• the operation of the power control loop is divided into an open loop mode and a closed loop mode.
• the power control loop will run in open loop mode until the output of the power amplifier has reached a predetermined level, referred to as the switching point.
• a directional coupler 106 samples a portion of the output, Pout.
• the directional coupler 106 is connected to a linear detector 108.
• An error signal, V e is produced using the difference of a supplied reference signal, V r , which is proportional to the required rate of ramping defined by the particular wireless specification being used and the output of the detector 108, V f .
• An integrator 110 is used to produce the control voltage, V c .
• the control voltage, V c is used to control the variable attenuator 102.
• the input to the variable attenuator 102 is used as a means to control power levels when ramping and during transmission bursts.
• Figure 4A depicts a graph of the power output of a power amplifier controlled by a conventional power control loop.
• section A the power output rises to the appropriate level.
• section B the power output is held steady by the power control loop.
• section C the power output falls.
• NCE non-constant envelope
• the signal is both amplitude and phase modulated.
• 3 ⁇ /8 rotated 8-PSK and other forms of this type of modulation create an envelope that is not constant.
• Figure 4B depicts a graph of the power output of a power amplifier transmitting an AM burst.
• the power output rises to the appropriate level.
• section B the power output fluctuates according to the amplitude of the signal being transmitted.
• section C the power output falls.
• a conventional power controller would tend to level out the variations in power due to the AM burst. Such a situation is unacceptable for advanced wireless transmissions using AM.
• a known solution allowing a conventional power control loop to be used with amplitude modulation transmissions is to add a sample and hold circuit to the power control loop.
• Figure 4B illustrates a disadvantage of this approach when applied to advanced modulation schemes, such as NCE modulation schemes like 3 ⁇ /8 rotated 8-PSK, known as gain tilt.
• Gain tilt can occur during a transmission burst.
• Figure 4B depicts the gain tilt effect, showing the expected gain level at the end of the burst and the actual gain level due to gain tilt at the end of a burst.
• the sample and hold circuitry of a conventional power controller works on an assumption that gain does not change during a burst and does not attempt to control gain tilt during the burst. This design can only be used if the transmission amplifier chain (txChain) is constant. Otherwise, a transient (or discontinuity) across the transmission spectrum results when the power control begins key down after the burst.
• the disclosed embodiments of the present application provide a system and a method for handling power ramping and AM in wireless transmissions using NCE modulation schemes.
• a closed loop power control loop with two modes, differing in speed, is used for the power ramping and AM burst portions of a wireless transmission.
• key-up no AM transmission takes place.
• the power control loop is in a conventional normal mode of operation during key-up, that is, it acts as a conventional power loop. Normal operation mode for the power control loop is in a fast (high speed) closed loop.
• the power control loop is adjusted (either amplified or attenuated) such that the baseband signal level (converted from IF) matches the reference voltage used for ramping.
• the sampled IF voltage, xVj is made equal to the sampled output voltage of the power amplifier.
• the control voltage to the VGA of the AM Control Loop is held constant for the duration of the AM burst (because the IF signal strength is steady at the burst).
• the power control loop is set to a slow control loop (slow speed) mode. Control of the power control loop in slow speed mode is achieved by the AM Control Loop comparing the power amplifier detector output with the calibrated baseband signal converted from IF.
• the AM burst is not flattened as would occur if a conventional power control loop were used.
• the power control loop returns to fast mode for key down.
• the disclosed embodiments can provide several advantages.
• the detector/linearizer does not require a wide dynamic range.
• the detector/linearizer in the disclosed embodiments is insensitive to the dynamic range of the detector/linearizer due to the use of the same low pass filters at the output of the baseband and V f signals.
• This filter configuration also allows the disclosed embodiments to be insensitive to delay variations in the transmission chain.
• the closed loop design of the disclosed embodiments allows for correction of gain changes which will likely take place during the transmission time slot burst due to gain tilt.
• Figure 1 depicts a block diagram of a power control loop currently in use.
• Figure 2 depicts a block diagram of a base station that can make use of the disclosed embodiments.
• Figure 3 depicts a block diagram of the presently preferred embodiment of the disclosed power control loop.
• Figure 4A depicts a graph of the power output of a power amplifier controlled by a conventional power control loop.
• Figure 4B depicts a graph of the power output of a power amplifier transmitting an
• FIG. 3 depicts a block diagram of the presently preferred embodiment of the disclosed power control loop for 3 ⁇ /8 rotated 8-PSK modulation. All AM on/off (slow/fast) switches are depicted in the on (slow) position. Three distinct sections 302, 304, and 306 comprising the transmitter of a base station are relevant to the disclosed embodiments.
• the power amplifier section 302 of a base station transmitter receives a radio frequency (RF) modulated transmission signal at
• the RF signal is an intermediate frequency (IF) transmission signal which has been upconverted at a mixer, 320, to RF.
• IF intermediate frequency
• Two PIN diode attenuators 310 are connected between the amplifiers of the amplifier chain 308 to control the power output, Pout, of the power amplifier section 302.
• the output, Pout, of the power amplifier section 302 can be connected to an antenna for transmission.
• the PIN diode attenuators 310 are controlled by the output voltage, V C ⁇ of the power control loop 304.
• the power control loop 304 of the transmitter operates in two modes, a fast/highspeed mode (AM off) and a slow/low-speed mode (AM on).
• the power control loop 304 is in fast mode when AM is off.
• the fast mode of the dual mode power control loop allows the power control loop to quickly key-up prior to transmission of an AM burst.
• the power control loop 304 acts as a conventional power control loop.
• the controller 318 of the power control loop 304 receives as input a voltage error signal, V e , indicating the difference between a reference voltage, PWC, and V f , the sampled voltage of Pout.
• the PWC is usually generated by an application specific integrated circuit (or ASIC).
• ASIC application specific integrated circuit
• the waveform of the reference signal, PWC, during ramping is selected so that the switching transient spectrum is minimized.
• the waveform could be, for example, raise cosine, Blackman window, or any other desired waveform.
• the voltage waveform of PWC is chosen to meet GSM specifications.
• the reference voltage, PWC is passed through a low-pass filter, 340, to smooth the digital step signal for use in the power control loop 304.
• the delay which occurs between the ASIC reference signal peak and the key up of the power amplifier section 302 is used to allow the AM Control Loop 306 to settle, align the levels of and V f , prior to the AM transmission burst.
• the output voltage, V f is derived from a directional coupler 314 that samples the output power of the power amplifier 302.
• a detector/linearizer 316 converts the sample into voltage. Generally, the detector of the detector/linearizer 316 is designed using a detector diode.
• the output of the power amplifier, V f should follow the reference voltage, PWC.
• the power control loop 302 forces the power amplifier voltage to follow the reference voltage, PWC, so that they are substantially equal after ramping up (setting the power level).
• the voltage error signal, V e should be 0.
• the controller 318 contains a resistor ladder with two resistors 334 and 322. In fast mode, both resistors 334 and 322 are connected in parallel.
• the controller 318 acts as an integrator for the voltage error signal, V e .
• the output of the controller 318 is a control voltage, V c .
• the control voltage V c is used to control the PIN diode attenuators 310 and thus, the gain of the power amplifier section 302.
• the power control loop 304 is in slow mode when AM is on. The slow mode of the dual mode power control loop allows the output power to remain at the desired power level
• the slower mode of the power control loop also serves to eliminate transients which can, and usually do, occur after an AM burst due to changes in required power.
• the reference voltage is tied to ground (Gnd) instead of the reference voltage, PWC.
• the voltage error signal, V e is generated by the AM Control Loop 306.
• the voltatge error signal, V e is the difference between the output signal, xVj, of a variable gain amplifier 336 and output voltage, V f .
• only one resistor 334 of the controller 318 is used for integration of the voltage error signal, V e .
• the AM Control Loop 306 of the transmitter operates in two modes, AM off and AM on.
• the power control loop 304 is in fast mode.
• a voltage reference is derived from a directional coupler 312 that samples the baseband IF transmission signal.
• a detector/linearizer 342 of the same design as detector/linearizer 316 converts the sample into voltage.
• the voltage converted IF is passed through a low-pass filter 330 to smooth the sampled voltage output of the detector/linearizer 342.
• the VGA 336 of the AM control loop 306 receives the smoothed IF voltage sample as input.
• the gain controller 332 for the variable gain amplifier 336 uses the output of the VGA 336 to produce a control signal for the variable gain amplifier 336.
• the error signal, V e is the difference between the VGA 336 output, xV and the unfiltered reference voltage, PWC.
• the error signal, V e is used by the gain controller 332 to produce the control signal for the VGA 336.
• the power amplifier section is keying up, using PWC as a reference voltage, and the VGA 336 output, xV, is adjusted to amplify or attenuate the IF voltage level, Vj, to match PWC.
• the output of the VGA 336 is therefore said to have the same level as the reference voltage, PWC.
• the gain controller 332 samples V e .
• the sampled signal is passed through a low-pass filter 324.
• An operational amplifier 326 is connected to receive the output of the low-pass filter 324.
• the output of the operational amplifier 326 is used as the gain control signal for the variable gain amplifier 336.
• a high-impedance buffer 344 is used to hold the voltage after xVj and the reference voltage, PWC are substantially equal. Ideally, the impedance during a hold should be infinity to prevent loss of charge during the AM burst.
• the power control loop 304 when AM is on, the power control loop 304 is controlled by the AM Control Loop 306.
• the AM Control Loop 306 places the power control loop 304 in slow mode.
• the error signal, V e of the AM Control Loop 306 is calculated as the difference between the variable gain amplifier 336 output, xV, and the output of the detector/linearizer 316, V f , passed through a low-pass filter 328.
• V f the power amplifier output
• the low pass filters 328 and 330 are matched, allowing power control to be insensitive to the dynamic range of the detector/linearizers 316 and 342 and any delay and/or phase variations. This insensitivity results from the delay of the low pass filters 316 and 342 being longer than that of the power amplifier section 302.
• the modulation range of the AM burst can be 17db on top of a power level of 30db. Without the low pass filters 328 and 330, the dynamic range of the detector/linearizers 316 and 342 would need to be 47db.
• the low pass filters 328 and 330 smooth out the power level such that the detector/linearizers 316 and 342 do not require a wide dynamic range.
• the gain controller maintains the gain control of variable gain amplifier 336. That is, the gain control forces the VGA 336 to maintain the last level matching the reference voltage, PWC. Holding the gain of the VGA 336 at the last level of the baseband IF allows the gain level to be maintained despite gain tilt. While the IF level remains constant, the level of the output voltage, V f , changes with the output power of the power amplifier section 302.
• the error signal, V e is used as input to the power control loop 304 to control the loop in slow mode.
• the control loop is used to attenuate or amplify the controlled IF voltage signal, xV, before the comparison to ensure that the controlled IF voltage signal, xV, and the power amplifier output voltage levels are the same.
• FIG. 2 depicts a block diagram of a part of a wireless communications base station 200 that can make use of the disclosed embodiments.
• the base station 200 receives transmission bursts via the air interfaces 210 which are filtered in an input filter 212.
• a transceiver 218 provides a high frequency receiver 220 and a high frequency transmitter 260.
• the signal from the input filter 212 is processed by the high frequency receiver 220 and then processed by digital signal processors in a transmitter/receiver module 230.
• the transceiver/receiver module 230 consists of a low frequency part for digital signal processing and a high frequency part for modulation and demodulation. These process signals are then provided to the Abis interface 240 via a transmission system 250. Signals from the Abis interface 240 are received at the transmission system 250 and then forwarded to the transmitter/receiver module 230.
• the signals are then processed and provided to the high frequency transmitter 260, filtered by the output filter
• An operations and maintenance module 280 may be provided to administer the functionality of the base transceiver system and to provide clock distribution.
• the disclosed embodiments are generally incorporated in the high frequency transmitter 260.
• the voltage control signal used to control the output of the power amplifier section 302 is described as controlling PIN diodes in the power amplifier section.
• power amplifier sections can be designed such that the control signal can directly control an amplifier, for example, a variable gain amplifier, or control the amplification in another way, for example, digital or analog input to a digital signal processor (DSP).
• DSP digital signal processor
• the disclosed power control loop has been described in the context of 3 ⁇ /8 rotated 8-PSK modulation.
• the disclosed innovations can be used with other implementations of NCE modulation and other forms of modulated communication requiring power control.
• other forms of amplitude modulation communications may be able to make use of the disclosed innovations with slight or no modifications.
• the disclosed power control loop can be implemented by a digital signal processor or in an application specific integrated circuit package.

Applications Claiming Priority (3)

Publications (1)

Family

ID=23361177

Family Applications (1)

Country Status (3)

Families Citing this family (18)

Family Cites Families (3)

• 2000
  • 2000-06-30 WO PCT/US2000/018151 patent/WO2001003292A1/en not_active Application Discontinuation
  • 2000-06-30 AU AU59064/00A patent/AU5906400A/en not_active Abandoned
  • 2000-06-30 EP EP00945072A patent/EP1110308A1/de not_active Ceased

Non-Patent Citations (1)

Also Published As

Similar Documents

Legal Events