EP1086477B1 - Input circuit for relatively high current ac signals to be monitored - Google Patents
Input circuit for relatively high current ac signals to be monitored Download PDFInfo
- Publication number
- EP1086477B1 EP1086477B1 EP00925159A EP00925159A EP1086477B1 EP 1086477 B1 EP1086477 B1 EP 1086477B1 EP 00925159 A EP00925159 A EP 00925159A EP 00925159 A EP00925159 A EP 00925159A EP 1086477 B1 EP1086477 B1 EP 1086477B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- input
- monitored
- discharge
- resistor
- supply voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000003990 capacitor Substances 0.000 claims abstract description 14
- 238000012544 monitoring process Methods 0.000 description 4
- 238000011161 development Methods 0.000 description 3
- 230000018109 developmental process Effects 0.000 description 3
- 239000003999 initiator Substances 0.000 description 2
- 230000001960 triggered effect Effects 0.000 description 2
- 230000004913 activation Effects 0.000 description 1
- 230000002238 attenuated effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000008447 perception Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01H—ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
- H01H9/00—Details of switching devices, not covered by groups H01H1/00 - H01H7/00
- H01H9/16—Indicators for switching condition, e.g. "on" or "off"
- H01H9/167—Circuits for remote indication
Definitions
- the invention relates to an input circuit for relatively high-current alternating voltage signals to be monitored, which are to be monitored in particular with regard to a predefinable amplitude threshold values.
- Such input circuits are used for example in small controls.
- Input circuits for monitoring AC signals are well known, mention may be made here by way of example the document FR 2 671 437 A1.
- some devices to be monitored such as glow-lamp-equipped switches or proximity-type initiators, require higher input currents to the input circuit for proper operation.
- the disadvantage of this solution is that when the device to be monitored is switched off in the region of the vertex of its AC supply voltage, the capacitor can only discharge relatively slowly via the high-impedance input resistor, starting from a high amount.
- a circuit arrangement for monitoring a defined amplitude threshold value of alternating voltage input signals comprising a series circuit comprising a rectifier, a voltage divider and a comparator, the rectifier having its anode at the input signal and its Cathode feeds the consisting of at least two resistors, arranged between the anode of the rectifier and ground potential voltage divider and the tap of the voltage divider is connected to the comparison input of the comparator, so that at the comparator output a first binary signal is generated, further comprising a zero crossing detector whose monitoring input with a Reference signal is connected to form a second binary signal, a zero crossing detector downstream delay stage to form a time-limited third binary n signal, and at least one edge-triggered flip-flop, the comparator output being connected to a state-controlled input of the flip-flop and the output of the delay stage being connected to an edge-triggered input of the flip-flop such that a
- the invention is therefore based on the object to improve the input circuit in such a way that shutdowns of devices that provide a relatively high input current can be detected quickly.
- the discharge resistor is low impedance compared to the output resistance of the device to be monitored switched off.
- the lowering of the input voltage below the threshold value can be detected.
- An advantageous development of the invention also consists in the common use of the switching element for several similar inputs, especially in a not too large number of inputs even when using only one common discharge resistor.
- the discharge circuit is advantageously in a series circuit of rectifier, discharge resistor and switching element; wherein the switching element is expediently designed as a transistor.
- the circuit arrangement according to FIG. 1 shows by way of example an indicated small controller 10 with two signal inputs 17 and 18, via which relatively high-current AC signals of two devices 1 and 2 to be monitored are fed to two corresponding input circuits 11 and 12.
- the first device 1 is an approximation initiator, which consists essentially of the parallel connection of a first, electronic switching element S1 and coupled to this control electronics En.
- the second device 2 is a second switching element S2 with parallel connected glow lamp G with resistor Rv.
- the devices 1 and 2 to be monitored are fed by an AC supply voltage L1.
- the zero potential N is used in the small controller 10 as a ground.
- the conventionally formed input circuits 11 and 12 are consecutively composed of a capacitor C arranged between signal input 17 or 18 and zero potential N, an input resistor Re acting as a voltage divider and an input of an electronic component A, eg a comparator, supplied by this input.
- an electronic component A eg a comparator
- the circuit arrangement according to FIG. 3 again shows, by way of example, an indicated small controller 20 with two signal inputs 17 and 18, via which the relatively high-current AC signals of the devices 1 and 2 to be monitored are fed to two input circuits 21 and 22 according to the invention.
- the devices 1 and 2 to be monitored are the same as in FIG. 1.
- the input circuits 21 and 22 according to the invention have been expanded compared to the conventional input circuits 11 and 12 of FIG. 1 by a common discharge circuit 23 arranged between the signal inputs 17 and 18 and zero potential N.
- the discharge circuit 23 consists of the series connection of a respective one of the inputs 17 and 18 associated rectifier D and a discharge resistor Rc and a common electronic switching element S3 in the form of a MOS switching transistor.
- the switching element S3 is driven via an inverter I by a control signal M.
- the control signal M is derived from the supply voltage L1 in such a way that it occupies high potential or low potential during the positive or negative half cycle of the supply voltage L1, that is, the state changes in the zero crossing of the supply voltage L1. (Reference is hereby made to the applicant's German patent application 197 48 633.9, which was explained in the introduction.) The second digital signal generated there corresponds to the control signal M) used here.
- the electronic switching element S3 is blocked and conductive during the negative half cycle.
- the potential of the supply voltage L1 reaches the input 17 or 18 unabated, because during the negative half cycle the respective diode D and during positive half cycle the switching element S3 is blocked.
- the switching element S3 is conductive by the low potential of the control signal M after the next zero crossing of the supply voltage L1, while by the pending on the capacitor C positive Input voltage Uin (t) of the rectifier D in question remains conductive until the discharge voltage Uc (t) of the capacitor C and thus the evaluated input voltage Uin (t) within this first negative half cycle (20ms) of the supply voltage quickly below the worst case threshold voltage Usmin and thus safely sinking below the typical threshold voltage Ustyp to be detected.
- the discharge resistor Rc has to protect the electronic switching element S3 from overloading.
- the present invention is not limited to the embodiment described above, but also includes all the same in the context of the invention embodiments.
- the values given for the input resistors Re and the capacitors C in FIGS. 1 and 3 are only exemplary but not untypical.
- a common discharge resistor Rc may also be included Row is arranged with the common switching element S3, sufficient.
- each rectifier D and each discharge resistor Rc is assigned a separate switching element.
Landscapes
- Measurement Of Current Or Voltage (AREA)
- Electronic Switches (AREA)
- Control Of Voltage And Current In General (AREA)
- Circuit Arrangements For Discharge Lamps (AREA)
- Emergency Protection Circuit Devices (AREA)
- Protection Of Static Devices (AREA)
- Details Of Television Scanning (AREA)
Abstract
Description
Die Erfindung betrifft ein Eingangsschaltung für relativ hochstromige zu überwachende Wechselspannungssignale, die insbesondere hinsichtlich eines vorgebbaren Amplitudenschwellenwerte zu überwachen sind. Derartige Eingangsschaltungen finden beispielsweise Anwendung in Kleinsteuerungen.The invention relates to an input circuit for relatively high-current alternating voltage signals to be monitored, which are to be monitored in particular with regard to a predefinable amplitude threshold values. Such input circuits are used for example in small controls.
Eingangsschaltungen zur Überwachung von AC-Signalen sind allgemein bekannt, genannt sei hier beispielhaft die Druckschrift FR 2 671 437 A1. Um die Verlustleistung gering zu halten, erfordern derartige Eingangsschaltungen geringe Eingangsströme. Einige zu überwachende Einrichtungen, beispielsweise mit Glimmlampe ausgestattete Schalter oder Näherungsinitiatoren, erfordern für ihre einwandfreie Funktion jedoch höhere Eingangsströme in die Eingangsschaltung. Für diese Fälle ist es üblich, die Eingangsschaltungen eingangsseitig mit einem parallel geschalteten Kondensator zu versehen, um den notwendigen Strom für die zu überwachende Einrichtung zu gewährleisten. Der Nachteil dieser Lösung besteht darin, dass bei Abschaltung der zu überwachenden Einrichtung im Bereich des Scheitelpunktes ihrer AC-Versorgungsspannung der Kondensator sich ausgehend von einem hohen Betrag nur relativ langsam über den hochohmigen Eingangswiderstand entladen kann. Weiterhin fließt über derartige Einrichtungen im ausgeschalteten Zustand ein Reststrom, der eine erhebliche Restspannung am Eingang verursacht. Diese beiden Vorgänge ermöglichen die Wahmehmung des abgeschalteten Zustandes der zu überwachenden Einrichtung erst nach einer Vielzahl von Wechselspannungsperioden der Versorgungsspannung und nicht - wie erwünscht - bereits innerhalb einer Periode.Input circuits for monitoring AC signals are well known, mention may be made here by way of example the
In der zum Prioritätszeitpunkt noch nicht veröffentlichten DE 197 48 633 A1 der Anmelderin wird eine Schaltungsanordnung zur Überwachung eines definierten Amplitudenschwellenwertes wechselspannungsförmiger Eingangssignale beschrieben, mit einer Serienschaltung aus einem Gleichrichter, einem Spannungsteiler und einem Komparator, wobei der Gleichrichter mit seiner Anode am Eingangssignal liegt und seine Kathode den aus mindestens zwei Widerständen bestehenden, zwischen Anode des Gleichrichters und Massepotenzial angeordneten Spannungsteiler speist und der Abgriff des Spannungsteilers mit dem Vergleichseingang des Komparators verbunden ist, so dass am Komparatorausgang ein erstes binäres Signal erzeugt wird, weiterhin mit einem Nulldurchgangsdetektor, dessen Überwachungseingang mit einem Referenzsignal beschaltet ist, zur Bildung eines zweiten binären Signals, einer dem Nulldurchgangsdetektor nachgeschalteten Verzögerungsstufe zur Bildung eines zeitlich begrenzten dritten binären Signals, und mit mindestens einem flankengesteuerten Flip-Flop, wobei der Komparatorausgang mit einem zustandsgesteuerten Eingang des Flip-Flops und der Ausgang der Verzögerungsstufe mit einem flankengesteuerten Eingang des Flip-Flops verbunden ist derart, dass ein zustandsunterscheidendes viertes Signal am Ausgang des Flip-Flops erzeugt wird. Diese Schaltungsanordnung ist nicht für die schnelle Überwachung eines relativ hochstromigen Eingangssignals, das durch eingangsseitige Beschaltung eines parallelen Kondensators realisiert wird, geeignet.In the applicant's DE 197 48 633 A1, which has not yet been published at the time of priority, a circuit arrangement for monitoring a defined amplitude threshold value of alternating voltage input signals is described, comprising a series circuit comprising a rectifier, a voltage divider and a comparator, the rectifier having its anode at the input signal and its Cathode feeds the consisting of at least two resistors, arranged between the anode of the rectifier and ground potential voltage divider and the tap of the voltage divider is connected to the comparison input of the comparator, so that at the comparator output a first binary signal is generated, further comprising a zero crossing detector whose monitoring input with a Reference signal is connected to form a second binary signal, a zero crossing detector downstream delay stage to form a time-limited third binary n signal, and at least one edge-triggered flip-flop, the comparator output being connected to a state-controlled input of the flip-flop and the output of the delay stage being connected to an edge-triggered input of the flip-flop such that a state-differentiating fourth signal is present at the output of the flip-flop. Flops is generated. This circuit is not suitable for the rapid monitoring of a relatively high-current input signal, which is realized by input-side wiring of a parallel capacitor.
Der Erfindung liegt daher die Aufgabe zugrunde, die Eingangsschaltung in der Weise zu verbessern, dass Abschaltungen von Einrichtungen, die einen relativ hohen Eingangsstrom liefern, rasch erfassbar sind.The invention is therefore based on the object to improve the input circuit in such a way that shutdowns of devices that provide a relatively high input current can be detected quickly.
Ausgehend von einer Eingangsschaltung der eingangs genannten Art wird die Aufgabe erfindungsgemäß durch die kennzeichnenden Merkmale des unabhängigen Anspruches gelöst, während den abhängigen Ansprüchen vorteilhafte Weiterbildungen der Erfindung zu entnehmen sind.Starting from an input circuit of the type mentioned, the object is achieved by the characterizing features of the independent claim, while the dependent claims advantageous developments of the invention are apparent.
Durch die erfindungsgemäß hinzugefügte Entladeschaltung wird selbst dann, wenn die zu überwachende Einrichtung im Scheitelpunkt der Versorgungsspannung abgeschaltet wird, die Spannung über dem Kondensator und damit die Eingangsspannung sehr schnell betragsmäßig unter den Schwellenwert abgesenkt, so dass die Abschaltung der zu überwachenden Einrichtung ist rasch zu erfassen ist. Die schnelle Erkennbarkeit der Einschaltung der zu überwachenden Einrichtung bleibt aufgrund des im eingeschalteten Zustand niedrigen Ausgangswiderstandes der zu überwachenden Einrichtung erhalten.As a result of the discharge circuit added according to the invention, even when the device to be monitored is switched off at the peak of the supply voltage, the voltage across the capacitor and thus the input voltage are lowered very rapidly below the threshold, so that the shutdown of the device to be monitored can be detected rapidly is. The quick recognition of the activation of the device to be monitored remains due to the low output resistance of the device to be monitored in the switched-on state.
Eine vorteilhafte Weiterbildung der Erfindung besteht darin, dass der Entladewiderstand niederohmig gegenüber dem Ausgangswiderstand der abgeschalteten zu überwachenden Einrichtung ist. Hier wird spätestens nach einer Wechselspannungsperiode die Absenkung der Eingangsspannung unter den Schwellenwert erkennbar.An advantageous development of the invention is that the discharge resistor is low impedance compared to the output resistance of the device to be monitored switched off. Here, at the latest after an AC voltage period, the lowering of the input voltage below the threshold value can be detected.
Eine vorteilhafte Weiterbildung der Erfindung besteht außerdem in der gemeinsamen Verwendung des Schaltelementes für mehrere gleichartige Eingänge, insbesondere bei einer nicht zu großen Anzahl von Eingängen auch bei Verwendung nur eines gemeinsamen Entladewiderstandes.An advantageous development of the invention also consists in the common use of the switching element for several similar inputs, especially in a not too large number of inputs even when using only one common discharge resistor.
Die Entladeschaltung besteht vorteilhaft in einer Reihenschaltung aus Gleichrichter, Entladewiderstand und Schaltelement; wobei das Schaltelement zweckmäßig als Transistor ausgebildet ist.The discharge circuit is advantageously in a series circuit of rectifier, discharge resistor and switching element; wherein the switching element is expediently designed as a transistor.
Weitere Einzelheiten und Vorteile der Erfindung ergeben sich aus dem folgenden, anhand von Figuren erläuterten Ausführungsbeispiel. Es zeigen
- Figur 1:
- ein Schaltungsanordnung mit Eingangsschaltungen nach dem Stand der Technik;
- Figur 2:
- typische Spannungs- und Signalverläufe für die Schaltungsanordnung nach Fig. 1;
- Figur 3:
- eine Schaltungsanordnung mit erfindungsgemäßen Eingangsschaltungen;
- Figur 4:
- typische Spannungs- und Signalverläufe für die Schaltungsanordnung nach Fig. 3.
- FIG. 1:
- a circuit arrangement with input circuits according to the prior art;
- FIG. 2:
- typical voltage and signal waveforms for the circuit arrangement of Fig. 1;
- FIG. 3:
- a circuit arrangement with input circuits according to the invention;
- FIG. 4:
- typical voltage and signal waveforms for the circuit of FIG. 3rd
Die Schaltungsanordnung nach Fig. 1 zeigt beispielhaft eine angedeutete Kleinsteuerung 10 mit zwei Signaleingängen 17 und 18, über welche relativ hochstromige AC-Signale zweier zu überwachender Einrichtungen 1 und 2 an zwei entsprechende Eingangsschaltungen 11 und 12 geführt werden. Die erste Einrichtung 1 sei ein Näherungsinitiator, der im wesentlichen aus der Parallelschaltung eines ersten, elektronischen Schaltelementes S1 und einer mit diesem gekoppelten Ansteuerelektronik En besteht. Die zweite Einrichtung 2 sei ein zweites Schaltelement S2 mit parallel geschalteter Glimmlampe G mit Vorwiderstand Rv. Gespeist werden die zu überwachenden Einrichtungen 1 und 2 von einer AC-Versorgungsspannung L1. Das Nullpotenzial N wird in der Kleinsteuerung 10 als Masse verwendet. Die in üblicher Weise ausgebildeten Eingangsschaltungen 11 und 12 bestehen hintereinander folgend aus einem zwischen Signaleingang 17 bzw. 18 und Nullpotenzial N angeordneten Kondensator C, einem als Spannungsteiler wirkenden Eingangswiderstand Re sowie einem von diesem gespeisten Eingang eines elektronischen Bausteins A, z.B. Komparators. Im abgeschalteten Zustand der Einrichtungen 1 und 2, d.h. bei geöffneten Schaltelementen S1 und S2, fließen bemerkenswerte, im wesentlichen durch die Ansteuerelektronik En bzw. den Vorwiderstand Rv bestimmte Eingangsströme in die Signaleingänge 17 und 18 und von dort im wesentlichen über die Kondensatoren C zur Masse ab. Im eingeschalteten Zustand der Einrichtungen 1, 2 gelang das Potenzial der Versorgungsspannung L1 über die Schaltelemente S1, S2 an die Signaleingänge 17, 18 und damit an die Kondensatoren C sowie abgeschwächt und ohne Verzögerung zu den Bausteinen A und damit zur weiteren Auswertung. Bei Abschaltung der Einrichtungen 1, 2 während der positiven Halbwelle der Versorgungsspannung L1 erfolgt der Potenzialabbau an den Signaleingängen 17, 18 und damit an den Eingängen der Bausteine A mit erheblicher Verzögerung.The circuit arrangement according to FIG. 1 shows by way of example an indicated
Dies sei beispielhaft an dem zugehörigen Potenzialdiagramm nach Fig. 2 erläutert. Hier sind ein positiver Amplitudenschwellenwert und eine Abschaltung der zu überwachenden Einrichtung im Scheitelpunkt der Versorgungsspannung L1 angenommen. Nach Abschaltung der zu überwachenden Einrichtung 1 bzw. 2 erreicht die Entladespannung Uc(t) des Kondensators C die typische Schwellenspannung Ustyp erst nach knapp drei Perioden (60 ms) und die durch Überlagerung mit der Restspannung entstandene Eingangsspannung Uin(t) erst nach vier Perioden (80 ms). Unter Zugrundelegen der Worst-Case-Schwellenspannung Usmin wird die Abschaltung der zu überwachenden Einrichtung 1 bzw. 2 sogar erst nach sechs Perioden (120 ms) wahrgenommen.This is explained by way of example on the associated potential diagram according to FIG. 2. Here, a positive amplitude threshold and a shutdown of the device to be monitored in the vertex of the supply voltage L1 are assumed. After switching off the device to be monitored 1 or 2, the discharge voltage Uc (t) of the capacitor C reaches the typical threshold voltage Ustyp after just under three periods (60 ms) and the resulting by superposition with the residual voltage input voltage Uin (t) after four periods (80 ms). On the basis of the worst-case threshold voltage Usmin, the shutdown of the
Die Schaltungsanordnung nach Fig. 3 zeigt wiederum beispielhaft eine angedeutete Kleinsteuerung 20 mit zwei Signaleingängen 17 und 18, über welche die relativ hochstromigen AC-Signale der zu überwachender Einrichtungen 1 und 2 an zwei erfindungsgemäße Eingangsschaltungen 21 und 22 geführt werden. Die zu überwachenden Einrichtungen 1 und 2 sind gleich denen nach Fig. 1. Die erfindungsgemäßen Eingangsschaltungen 21 und 22 sind gegenüber den üblichen Eingangsschaltungen 11 und 12 nach Fig. 1 um eine zwischen den Signaleingängen 17 und 18 und Nullpotenzial N angeordnete gemeinsame Entladeschaltung 23 erweitert worden. Die Entladeschaltung 23 besteht aus der Reihenschaltung eines jeweils einem der Eingänge 17 und 18 zugeordneten Gleichrichters D und eines Entladewiderstandes Rc sowie eines gemeinsamen elektronischen Schaltelementes S3 in Form eines MOS-Schalttransistors. Das Schaltelement S3 wird über einen Inverter I von einem Steuersignal M angesteuert. Das Steuersignal M wird von der Versorgungsspannung L1 in der Weise abgeleitet, dass es High-Potenzial bzw. Low-Potenzial während der positiven bzw. negativen Halbwelle der Versorgungsspannung L1 einnimmt, also jeweils im Nulldurchgang der Versorgungsspannung L1 den Zustand ändert. (Es wird hierzu auf die eingangs erläuterte deutsche Patentanmeldung 197 48 633.9 der Anmelderin verwiesen. Das dort erzeugte zweite digitale Signal entspricht dem hier verwendeten Steuersignal M).The circuit arrangement according to FIG. 3 again shows, by way of example, an indicated
Demnach ist während der positiven Halbwelle der Versorgungsspannung L1 das elektronische Schaltelement S3 gesperrt und während der negativen Halbwelle leitend. Bei eingeschalteter Einrichtung 1 bzw. 2 gelangt das Potenzial der Versorgungsspannung L1 unvermindert an den Eingang 17 bzw. 18, denn während der negativen Halbwelle ist die jeweilige Diode D und während positiven Halbwelle ist das Schaltelement S3 gesperrt. Wird jedoch während der positiven Halbwelle der Versorgungsspannung L1 die betreffende Einrichtung 1 bzw. 2 abgeschaltet, dann wird nach dem nächsten Nulldurchgang der Versorgungsspannung L1 das Schaltelement S3 durch das Low-Potenzial von Steuersignal M leitend, während durch die an dem betreffenden Kondensator C anstehende positive Eingangsspannung Uin(t) der betreffende Gleichrichter D leitend bleibt, bis die Entladespannung Uc(t) des Kondensators C und damit die auszuwertende Eingangsspannung Uin(t) innerhalb dieser ersten negativen Halbperiode (20ms) der Versorgungsspannung schnell unter die Worst-Case-Schwellenspannung Usmin und damit sicher unter die zu erkennenden typische Schwellenspannung Ustyp gesunken ist. Der Entladewiderstand Rc hat das elektronische Schaltelement S3 vor Überlastung zu schützen.Accordingly, during the positive half cycle of the supply voltage L1, the electronic switching element S3 is blocked and conductive during the negative half cycle. When the
Die vorliegende Erfindung ist nicht auf die vorstehend beschriebene Ausführungsform beschränkt, sondem umfasst auch alle im Sinne der Erfindung gleichwirkenden Ausführungsformen. So sind beispielsweise die für den Eingangswiderstände Re und die Kondensatoren C in Fig. 1 und Fig. 3 angegebenen Werte nur beispielhaft, jedoch nicht untypisch. Bei einer kleinen Anzahl von Eingängen kann auch ein gemeinsamer Entladewiderstand Rc, der in Reihe mit dem gemeinsamen Schaltelement S3 angeordnet ist, ausreichen. Weiterhin kann es für bestimmte Anwendungsfälle von Vorteil sein, wenn jedem Gleichrichter D und jedem Entladewiderstand Rc ein separates Schaltelement zugeordnet ist. Außerdem ist es ohne weiteres möglich, die erfindungsgemäße Eingangsschaltung 21 bzw. 22 durch entsprechende Umpolung der Gleichrichter D sowie entsprechende Auswahl des Schaltelementes S3 für die Erfassung negativer Schwellenwerte zu befähigen.The present invention is not limited to the embodiment described above, but also includes all the same in the context of the invention embodiments. For example, the values given for the input resistors Re and the capacitors C in FIGS. 1 and 3 are only exemplary but not untypical. For a small number of inputs, a common discharge resistor Rc may also be included Row is arranged with the common switching element S3, sufficient. Furthermore, it may be advantageous for certain applications if each rectifier D and each discharge resistor Rc is assigned a separate switching element. In addition, it is readily possible to enable the
- 1; 21; 2
- EinrichtungFacility
- 1010
- Kleinsteuerungminicontroller
- 11; 1211; 12
- Eingangsschaltunginput circuit
- 17; 1817; 18
- Signaleingängesignal inputs
- 2020
- Kleinsteuerungminicontroller
- 21; 2221; 22
- Eingangsschaltunginput circuit
- 2323
- Entladeschaltungdischarge
- AA
- Bausteinbuilding block
- CC
- Kondensatorcapacitor
- DD
- Gleichrichterrectifier
- Ens
- Ansteuerelektronikcontrol electronics
- GG
- Glimmlampeglow lamp
- II
- Inverterinverter
- L1L1
- Versorgungsspannungsupply voltage
- MM
- Steuersignalcontrol signal
- Rcrc
- Entladewiderstanddischarge
- Rere
- Eingangswiderstandinput resistance
- RvRv
- Vorwiderstanddropping resistor
- S1; S2; S3S1; S2; S3
- Schaltelementswitching element
- Uc(t)Uc (t)
- Entladespannungdischarge
- Uin(t)Uin (t)
- Eingangsspannunginput voltage
- UsminVpmin
- Worst-Case-SchwellenspannungWorst-case threshold voltage
- UstypUstyp
- typische Schwellenspannungtypical threshold voltage
Claims (6)
- Input circuit for AC signals to be monitored, comprising an input resistor (Re) and a capacitor (C) connected in parallel on the input side, through which a relatively high input current is supplied owing to an AC supply voltage (L1) through the switched-off device (1; 2) to be monitored, characterised in that a discharge circuit (23), the discharge resistor (Rc) of which is small compared to the input resistor (Re), is also arranged in parallel on the input side, the discharge circuit (23) comprising a switching element (S3) which is blocked when the sign of the instantaneous supply voltage (L1) is the same as that of the threshold voltage (Ustyp) to be detected, but is conductive when the sign differs.
- Input circuit according to claim 1, characterised in that the discharge resistor (Rc) is low-resistance compared to the output resistor of the switched off device (1; 2) to be monitored.
- Input circuit according to either claim 1 or claim 2, characterised in that a common switching element (S3) is provided for discharge circuits (23) pertaining to identical inputs (17; 18), the associated devices (1; 2) to be monitored being fed by the same AC supply voltage (L1).
- Input circuit according to claim 3, characterised in that a common discharge resistor (Rc) is provided.
- Input circuit according to any one of claims 1 to 4, characterised in that the discharge circuit (23) consists of the connection in series of a rectifier (D) oriented in the sign direction of the threshold voltage (Ustyp), the discharge resistor (Rc) and the electronic switching element (S3).
- Input circuit according to claim 5, characterised in that the switching element (S3) is a transistor.
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19916686A DE19916686A1 (en) | 1999-04-14 | 1999-04-14 | Input circuit for monitoring signals e.g. for approximation initiators has discharge circuit connected between AC input terminals connected to power supply line |
| DE19916686 | 1999-04-14 | ||
| PCT/EP2000/002924 WO2000063930A1 (en) | 1999-04-14 | 2000-04-01 | Input circuit for relatively high current ac signals to be monitored |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| EP1086477A1 EP1086477A1 (en) | 2001-03-28 |
| EP1086477B1 true EP1086477B1 (en) | 2006-08-02 |
Family
ID=7904428
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP00925159A Expired - Lifetime EP1086477B1 (en) | 1999-04-14 | 2000-04-01 | Input circuit for relatively high current ac signals to be monitored |
Country Status (11)
| Country | Link |
|---|---|
| US (1) | US6483379B1 (en) |
| EP (1) | EP1086477B1 (en) |
| JP (1) | JP3524878B2 (en) |
| CN (1) | CN1130739C (en) |
| AT (1) | ATE335283T1 (en) |
| AU (1) | AU741075B2 (en) |
| DE (2) | DE19916686A1 (en) |
| ES (1) | ES2269132T3 (en) |
| PT (1) | PT1086477E (en) |
| WO (1) | WO2000063930A1 (en) |
| ZA (1) | ZA200100364B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NZ553000A (en) * | 2007-02-02 | 2009-09-25 | Advanced Environmental Technol | Switching technique for efficient electrical power utilization |
| EP2061127B1 (en) * | 2007-09-24 | 2014-06-25 | Electrolux Home Products Corporation N.V. | A detection circuit and a method for detecting a wrong power supply voltage |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3611162A (en) * | 1970-07-09 | 1971-10-05 | Yokogawa Electric Works Ltd | Apparatus for detecting abnormal conditions of ac sources |
| US4000455A (en) * | 1974-12-23 | 1976-12-28 | Westinghouse Electric Corporation | Fast current measurement apparatus for static VAR generator compensator control circuit and method for using same |
| US4047097A (en) * | 1976-04-15 | 1977-09-06 | Westinghouse Electric Corporation | Apparatus and method for transient free energization and deenergization of static VAR generators |
| US4245150A (en) | 1979-02-26 | 1981-01-13 | International Business Machines Corporation | Power line disturbance detector circuit |
| FR2493527A1 (en) * | 1980-11-06 | 1982-05-07 | Alsthom Atlantique | DEVICE FOR QUICKLY REMOVING TRAPPED LOADS IN A CAPACITIVE DIVIDER BRIDGE USED TO MONITOR HIGH ALTERNATIVE TENSIONS |
| FR2671437A1 (en) * | 1991-01-04 | 1992-07-10 | Lecointe Didier | Device for load shedding low-voltage electrical installations subjected to overvoltages |
| GB9106372D0 (en) * | 1991-03-26 | 1991-05-15 | Thomson Consumer Electronics | Microcomputer reset circuit |
| US5394028A (en) * | 1992-06-26 | 1995-02-28 | Motorola, Inc. | Apparatus for transitioning between power supply levels |
| US6177803B1 (en) * | 1995-06-07 | 2001-01-23 | Doble Engineering Company | Monitoring elements in a multi-phase alternating current network |
| KR0171857B1 (en) * | 1996-06-29 | 1999-05-01 | 김광호 | The control circuits for power supply |
| DE69625192D1 (en) * | 1996-08-07 | 2003-01-16 | St Microelectronics Srl | Präzisionsservodemodulator |
| US6094095A (en) * | 1998-06-29 | 2000-07-25 | Cypress Semiconductor Corp. | Efficient pump for generating voltages above and/or below operating voltages |
-
1999
- 1999-04-14 DE DE19916686A patent/DE19916686A1/en not_active Withdrawn
-
2000
- 2000-04-01 ES ES00925159T patent/ES2269132T3/en not_active Expired - Lifetime
- 2000-04-01 EP EP00925159A patent/EP1086477B1/en not_active Expired - Lifetime
- 2000-04-01 WO PCT/EP2000/002924 patent/WO2000063930A1/en active IP Right Grant
- 2000-04-01 DE DE50013258T patent/DE50013258D1/en not_active Expired - Lifetime
- 2000-04-01 AT AT00925159T patent/ATE335283T1/en not_active IP Right Cessation
- 2000-04-01 CN CN00800557.5A patent/CN1130739C/en not_active Expired - Fee Related
- 2000-04-01 PT PT00925159T patent/PT1086477E/en unknown
- 2000-04-01 JP JP2000612970A patent/JP3524878B2/en not_active Expired - Fee Related
- 2000-04-01 AU AU43978/00A patent/AU741075B2/en not_active Ceased
- 2000-04-01 US US09/737,025 patent/US6483379B1/en not_active Expired - Lifetime
-
2001
- 2001-01-12 ZA ZA200100364A patent/ZA200100364B/en unknown
Also Published As
| Publication number | Publication date |
|---|---|
| ATE335283T1 (en) | 2006-08-15 |
| ES2269132T3 (en) | 2007-04-01 |
| JP2002542497A (en) | 2002-12-10 |
| DE50013258D1 (en) | 2006-09-14 |
| JP3524878B2 (en) | 2004-05-10 |
| ZA200100364B (en) | 2001-10-22 |
| CN1300439A (en) | 2001-06-20 |
| AU741075B2 (en) | 2001-11-22 |
| WO2000063930A1 (en) | 2000-10-26 |
| US6483379B1 (en) | 2002-11-19 |
| AU4397800A (en) | 2000-11-02 |
| PT1086477E (en) | 2006-12-29 |
| EP1086477A1 (en) | 2001-03-28 |
| CN1130739C (en) | 2003-12-10 |
| DE19916686A1 (en) | 2000-10-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE102004045231B4 (en) | A semiconductor device capable of preventing a malfunction caused by a false signal generated in a level shift circuit | |
| DE3533523C2 (en) | ||
| DE3904901A1 (en) | INTEGRATED PULL-OUT LEVEL | |
| DE112018003410T5 (en) | Short-circuit protection circuit for a semiconductor switching element | |
| DE2404568A1 (en) | TOUCH-SENSITIVE CONTROL CIRCUIT FOR SWITCHING ON AND OFF A LOAD | |
| EP0342693B1 (en) | DC power supply system with a plurality of DC sources | |
| DE4430049C1 (en) | Circuit arrangement for undervoltage detection | |
| EP0409327B1 (en) | Power supply with DC-voltage monitoring circuit | |
| EP1906534A1 (en) | Method for determining a switching threshold and associated circuit . | |
| DE102005005058A1 (en) | circuitry | |
| EP1086477B1 (en) | Input circuit for relatively high current ac signals to be monitored | |
| DE2809905C2 (en) | Relay hold circuit | |
| DE19532677B4 (en) | Monitoring circuit for at least one supply voltage | |
| EP1078460A1 (en) | Method and device for switching a field effect transistor | |
| DE4011415C2 (en) | ||
| DE10253980B4 (en) | Device for limiting the inrush current | |
| DE10305361A1 (en) | Electronic high-frequency signal switch, uses antiparallel-connected diodes connected to high-frequency input and high-frequency output | |
| EP2770641A2 (en) | Device for the evaluation of electrical input signals | |
| DE102018114641A1 (en) | Safety concept for DC link capacitors | |
| EP3884893B1 (en) | Medical device with a reliable power supply | |
| DE10202478B4 (en) | Charge pump circuit having means for evaluating a connected load | |
| DE4410211B4 (en) | Circuit arrangement for the switchable control of a load | |
| EP0130139A1 (en) | Circuit arrangement for the electrically isolated reception of binary electrical signals | |
| DE10041301B4 (en) | Method and device for evaluating feedback signals | |
| DE1932511A1 (en) | Transformerless control circuit for electronic switches |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
| 17P | Request for examination filed |
Effective date: 20001121 |
|
| AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE |
|
| GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
| GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
| GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
| AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED. Effective date: 20060802 |
|
| REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
| REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
| REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D Free format text: LANGUAGE OF EP DOCUMENT: GERMAN |
|
| REF | Corresponds to: |
Ref document number: 50013258 Country of ref document: DE Date of ref document: 20060914 Kind code of ref document: P |
|
| REG | Reference to a national code |
Ref country code: CH Ref legal event code: NV Representative=s name: DTS ZUERICH SCHWEIZER- UND EUROPAEISCHE PATENTANWA |
|
| REG | Reference to a national code |
Ref country code: SE Ref legal event code: TRGR |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20061102 |
|
| GBT | Gb: translation of ep patent filed (gb section 77(6)(a)/1977) |
Effective date: 20061103 |
|
| REG | Reference to a national code |
Ref country code: PT Ref legal event code: SC4A Free format text: AVAILABILITY OF NATIONAL TRANSLATION Effective date: 20061026 |
|
| ET | Fr: translation filed | ||
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: PT Payment date: 20070329 Year of fee payment: 8 |
|
| REG | Reference to a national code |
Ref country code: ES Ref legal event code: FG2A Ref document number: 2269132 Country of ref document: ES Kind code of ref document: T3 |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: SE Payment date: 20070412 Year of fee payment: 8 |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: AT Payment date: 20070413 Year of fee payment: 8 Ref country code: CH Payment date: 20070413 Year of fee payment: 8 Ref country code: FI Payment date: 20070413 Year of fee payment: 8 Ref country code: NL Payment date: 20070413 Year of fee payment: 8 |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IE Payment date: 20070420 Year of fee payment: 8 |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: ES Payment date: 20070427 Year of fee payment: 8 |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: BE Payment date: 20070502 Year of fee payment: 8 |
|
| REG | Reference to a national code |
Ref country code: CH Ref legal event code: PCAR Representative=s name: DTS ZUERICH; CH |
|
| PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
| 26N | No opposition filed |
Effective date: 20070503 |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20070426 Year of fee payment: 8 |
|
| REG | Reference to a national code |
Ref country code: CH Ref legal event code: PCAR Free format text: DTS ZUERICH;RESIRAIN 1;8125 ZOLLIKERBERG (CH) |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20061103 |
|
| REG | Reference to a national code |
Ref country code: PT Ref legal event code: MM4A Free format text: LAPSE DUE TO NON-PAYMENT OF FEES Effective date: 20081001 |
|
| BERE | Be: lapsed |
Owner name: *MOELLER G.M.B.H. Effective date: 20080430 |
|
| REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
| EUG | Se: european patent has lapsed | ||
| GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20080401 |
|
| NLV4 | Nl: lapsed or anulled due to non-payment of the annual fee |
Effective date: 20081101 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20081001 Ref country code: NL Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20081101 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080430 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080430 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080401 Ref country code: FI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080401 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20070430 Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080430 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080401 |
|
| REG | Reference to a national code |
Ref country code: ES Ref legal event code: FD2A Effective date: 20080402 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080401 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: ES Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080402 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20070401 Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20060802 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080402 |
|
| REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 17 |
|
| REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 18 |
|
| REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 19 |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IT Payment date: 20190321 Year of fee payment: 20 Ref country code: FR Payment date: 20190325 Year of fee payment: 20 |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20190220 Year of fee payment: 20 |