EP1019958A1 - Method for making a groove structure with a silicium substrate - Google Patents
Method for making a groove structure with a silicium substrateInfo
- Publication number
- EP1019958A1 EP1019958A1 EP98958161A EP98958161A EP1019958A1 EP 1019958 A1 EP1019958 A1 EP 1019958A1 EP 98958161 A EP98958161 A EP 98958161A EP 98958161 A EP98958161 A EP 98958161A EP 1019958 A1 EP1019958 A1 EP 1019958A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- layer
- oxide layer
- substrate
- oxide
- polysilicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 47
- 239000000758 substrate Substances 0.000 title claims abstract description 41
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 title claims abstract description 18
- 239000000463 material Substances 0.000 claims abstract description 19
- 230000008021 deposition Effects 0.000 claims abstract description 5
- 238000005530 etching Methods 0.000 claims description 33
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 29
- 229920005591 polysilicon Polymers 0.000 claims description 29
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 claims description 15
- 238000001020 plasma etching Methods 0.000 claims description 15
- 229910052710 silicon Inorganic materials 0.000 claims description 15
- 239000010703 silicon Substances 0.000 claims description 15
- 239000007789 gas Substances 0.000 claims description 8
- 238000000151 deposition Methods 0.000 claims description 6
- 238000005498 polishing Methods 0.000 claims description 6
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 4
- 238000001039 wet etching Methods 0.000 claims description 3
- GNFTZDOKVXKIBK-UHFFFAOYSA-N 3-(2-methoxyethoxy)benzohydrazide Chemical compound COCCOC1=CC=CC(C(=O)NN)=C1 GNFTZDOKVXKIBK-UHFFFAOYSA-N 0.000 claims 3
- FGUUSXIOTUKUDN-IBGZPJMESA-N C1(=CC=CC=C1)N1C2=C(NC([C@H](C1)NC=1OC(=NN=1)C1=CC=CC=C1)=O)C=CC=C2 Chemical compound C1(=CC=CC=C1)N1C2=C(NC([C@H](C1)NC=1OC(=NN=1)C1=CC=CC=C1)=O)C=CC=C2 FGUUSXIOTUKUDN-IBGZPJMESA-N 0.000 claims 1
- 229920001296 polysiloxane Polymers 0.000 abstract 4
- 238000005260 corrosion Methods 0.000 abstract 3
- 230000007797 corrosion Effects 0.000 abstract 3
- 230000000873 masking effect Effects 0.000 abstract 2
- 230000008030 elimination Effects 0.000 abstract 1
- 238000003379 elimination reaction Methods 0.000 abstract 1
- 238000009413 insulation Methods 0.000 abstract 1
- 230000001376 precipitating effect Effects 0.000 abstract 1
- 150000004767 nitrides Chemical class 0.000 description 25
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 14
- 235000012239 silicon dioxide Nutrition 0.000 description 7
- 239000000377 silicon dioxide Substances 0.000 description 7
- 238000005516 engineering process Methods 0.000 description 6
- 238000002955 isolation Methods 0.000 description 5
- 238000007517 polishing process Methods 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 238000010292 electrical insulation Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 241000293849 Cordylanthus Species 0.000 description 1
- 241000557626 Corvus corax Species 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 210000003323 beak Anatomy 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 238000001878 scanning electron micrograph Methods 0.000 description 1
- 238000012876 topography Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76232—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/32115—Planarisation
- H01L21/3212—Planarisation by chemical mechanical polishing [CMP]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
- H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
- H01L21/32137—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas of silicon-containing layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76229—Concurrent filling of a plurality of trenches having a different trench shape or dimension, e.g. rectangular and V-shaped trenches, wide and narrow trenches, shallow and deep trenches
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/969—Simultaneous formation of monocrystalline and polycrystalline regions
Definitions
- the invention relates to a method for forming a trench structure in a silicon substrate according to the features of the preamble of claim 1.
- Trench isolation technology (STI: Shallow Trench Isolation) has been proposed as an alternative to LOCOS technology.
- trench isolation technology narrow trenches are etched into the monocrystalline silicon substrate and then filled with an insulating material. The filled trenches then act as space-saving electrical insulation barriers between active areas.
- This technology is highly suitable for the electrical isolation of closely adjacent bipolar transistors as well as for p- and n-channel MOS transistors in CMOS circuits. Disadvantageous is, however, that the use of this technology requires a high level of process complexity and is therefore associated with high costs.
- the high process expenditure is essentially due to the fact that after the trench has been filled with silicon dioxide, the trench course is transferred into the silicon dioxide layer and therefore a further leveling layer, for example a photoresist or a polysilicon layer, must be applied to the silicon dioxide layer, as a result of which the following planar removal of the layer results in flatness problems due to the different layer materials. These then have to be compensated for by additional processes in order to again obtain a planar substrate surface after removal of the silicon dioxide layer.
- a further leveling layer for example a photoresist or a polysilicon layer
- the present invention is based on the object of specifying a method with which a trench structure in a silicon substrate can be produced in the simplest and cheapest possible way.
- the non-selectivity of the etching step defined in feature g) ensures that the flatness created in the previous chemical-mechanical polishing step (CMP: Chemical-Mechanical-Polishing) according to feature f) is maintained when the polysilicon material and oxide material are etched together until all polysilicon material is removed.
- CMP Chemical-Mechanical-Polishing
- a further polishing step is usually no longer required.
- This procedure also allows the setting of a defined one Residual oxide layer thickness over the silicon, provided that the thickness of the previously deposited cover oxide layer was greater than the depth of the trench by more than the desired residual layer thickness.
- the non-selective etching step is preferably a plasma etching step, NF 3 / N 2 / CHF 3 gases preferably being used as the etching gases.
- a selective etching step for removing oxide material can advantageously be carried out. This makes it possible to set a predetermined distance between the surface of the silicon substrate and the surface of the trench oxide by etching the oxide deposited in the trench. This selective etch step can also be used to remove oxide material outside the trench.
- 1 shows the sequence of process steps of a special method according to the prior art
- 2 shows the sequence of process steps that occur in a first embodiment of the method according to the invention
- FIG. 4 shows a scanning electron micrograph of a trench profile formed according to the invention after a selective wet oxide etching.
- a thin thermal oxide layer (Si0 2 layer) 2 and an overlying, thicker nitride layer (Si 3 N) 3 are grown on a silicon substrate 1 (step 1).
- a thin thermal oxide layer (Si0 2 layer) 2 and an overlying, thicker nitride layer (Si 3 N) 3 are grown on a silicon substrate 1 (step 1).
- trenches 4, 5 of defined depth are introduced into the silicon substrate 1 by an etching process (step 2).
- An intermediate oxide layer (not shown in FIG. 1) is then grown on the entire substrate 1, which serves as a base for an undoped TEOS oxide layer 6 (TEOS: tetraethyl-ortho-silicate) subsequently applied by means of gas phase deposition (step 3 ).
- TEOS undoped TEOS oxide layer 6
- Step 4 comprises the deposition of undoped polysilicon on the TEOS oxide layer 6 and a subsequent chemical mechanical polishing process (poly-CMP) to achieve a planar layer surface.
- the polysilicon islands 7, 8 shown in FIG. 1 remain from the polysilicon layer. These islands 7, 8 are used as masks in a subsequent plasma etching step in order to selectively etch the unmasked TEOS layer regions 9, 10, 11 of the TEOS oxide layer 6 apart from a residual oxide layer 12 over the nitride layer 3. Then by another selective plasma etching step, the polysilicon islands 7, 8 are removed from the remaining structures 13, 14 of the TEOS oxide layer 6 (step 5).
- oxide CMP chemical mechanical polishing process
- Process (selectivity ⁇ 1: 4) must have a relatively large thickness (about 150 nm) (step 6).
- the residual nitride layer 3 X is then selectively completely removed by a further etching step, so that the thin oxide layer 2 is exposed on the surface of the substrate 1. (Step 7).
- FIG. 2 shows a first exemplary embodiment of the method according to the invention, the same elements as in FIG. 1 being provided with identical reference numbers.
- the silicon substrate 1 is provided with a thin thermal silicon dioxide layer 2 and an overlying, thicker nitride layer 3 (step 1). Thereafter, the oxide layer 2, the nitride layer 3 and optionally also a further resist layer applied above and serving as a mask layer are patterned in a manner not shown, and a plasma etching is carried out with a defined depth into the silicon substrate 1 (step 2 X ).
- a TEOS silicon dioxide layer 6 is then applied in step 3, a thin intermediate oxide layer possibly being applied beforehand in accordance with the description of step 3 in FIG. 1.
- the deposited TEOS oxide layer 6 has an essentially conformal thickness, which means that even in narrow trench areas a layer thickness approximately according to the layer thickness over non-etched
- a layer of undoped polysilicon is deposited on the TEOS oxide layer 6 and removed by chemical-mechanical polishing of the polysilicon (poly-CMP) down to the underlying TEOS oxide layer 6.
- poly-CMP chemical-mechanical polishing of the polysilicon
- the very good selectivity of the poly-CMP process between polysilicon and silicon dioxide, which is approximately 100: 1, is used.
- the polishing step therefore stops exactly on the oxide and leaves a planar surface. All protruding polysilicon is removed, so that only the polysilicon islands 7, 8 remain (step 4 ⁇ ).
- the depth of the trenches 4, 5 in the substrate is approximately 400 nm and the thickness of the nitride layer 3 is approximately 150 nm, so that a trench depth (defined as the distance between the trench bottom and the surface of the nitride layer 3) is approximately 550 nm results.
- the thickness of the deposited TEOS oxide layer 6, measured over the non-etched, active substrate areas, can be greater than the trench depth (for example approximately 120% of the trench depth) if an “overfill” of the trenches is desired. Due to the conformity of the deposited TEOS oxide layer 6, however, a TEOS oxide layer thickness corresponding to the trench depth is generally sufficient.
- a non-selective NF 3 / N 2 / CHF 3 plasma etching step is then carried out with almost the same etching rates for oxide and polysilicon.
- the etching process is carried out at a high-frequency power of 800 watts without additional magnetic field and at a temperature of 20 ° C.
- the recipient pressure is about 6 Pa and an etching gas with a composition (data in volume%) of 89.5% N 2;
- the invention is not limited to a plasma etching step, but any etching process can be used as long as it has a selectivity that is sufficiently low to ensure that a planar surface is maintained during the removal of the layer.
- Other components and compositions of the etching gas to be used are also possible.
- the non-selective etching step can be carried out exactly until all the oxide material above the nitride layer 3 has been removed and a common planar one
- Oxide / nitride surface 15, 16; 3 over the substrate 1 - as shown in FIG. 2 at step 5 ⁇ - is present.
- a residual oxide layer with a planar surface and a defined thickness can be set over the active areas of the silicon substrate 1.
- Another variant is to use a selective etching step to remove oxide after the non-selective plasma etching step.
- This selective etching step makes it possible, on the one hand, to remove the addressed, if present, residual oxide layer above the silicon substrate 1 and, on the other hand, to further selectively etch the trench oxide 15, 16 to set a defined distance between the surface 17 of the substrate 1 """",
- Trench oxide 15, 16 Because of the good selectivity, the low damage to the etched surface and the high uniformity, a wet etching step is particularly suitable for this.
- Fig. 3 shows process steps l ⁇ to 5 ⁇ of a second embodiment of the method according to the invention. As was also the case with the first exemplary embodiment according to FIG. 2
- the second exemplary embodiment essentially differs from the first exemplary embodiment only in that the nitride layer 3 is dispensed with. This is possible because (step 5 ⁇ and 5, respectively) is not taken the required in the known process according to Fig.l stop function of the nitride layer relative to the oxide polishing process (step 6) benö- in the present invention provided non-selective plasma etching.
- the second exemplary embodiment offers the advantages that, by dispensing with the nitride layer 3, the layer deposition and layer removal steps required for this are omitted and the aspect ratio (ratio of trench depth to trench width) is reduced during trench etching and the required TEOS oxide layer thickness can be reduced.
- the last-mentioned advantages can also be achieved in the first embodiment with nitride layer 3 if the Thickness of the nitride layer 3 is reduced in a suitable manner.
- Table 1 shows typical values for the selectivities (S) and surface uniformity (GM) achieved with the polishing process (Poly-CMP) and with the non-selective plasma etching process.
- the values for the selectivities in the non-selective plasma etching process are approximately 1 and are completely sufficient for uniform layer removal while maintaining flatness.
- FIG. 4 shows a scanning electron microscope cross-sectional view of a trench in a substrate 1 with a thin thermal oxide layer 2 and CVD nitride layer 3 after the non-selective oxide-polysilicon plasma etching according to the invention.
- the total thickness of the two layers is approximately 37 nm, the thickness of the nitride layer being approximately 32 nm.
- the substrate was exposed to the selective wet oxide etching already described, as a result of which the surface level of the trench oxide is below the surface level of the substrate. covering nitride layer 3 was lowered. Accordingly, the G is 696 nm deep raven, while the distance between trench ⁇ ground and surface temperature is of the moat oxide 644 nm.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Plasma & Fusion (AREA)
- Element Separation (AREA)
- Drying Of Semiconductors (AREA)
Abstract
Description
Claims
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19742174 | 1997-09-24 | ||
DE19742174 | 1997-09-24 | ||
PCT/DE1998/002832 WO1999016125A1 (en) | 1997-09-24 | 1998-09-22 | Method for making a groove structure with a silicium substrate |
Publications (2)
Publication Number | Publication Date |
---|---|
EP1019958A1 true EP1019958A1 (en) | 2000-07-19 |
EP1019958B1 EP1019958B1 (en) | 2003-04-23 |
Family
ID=7843487
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP98958161A Expired - Lifetime EP1019958B1 (en) | 1997-09-24 | 1998-09-22 | Method for making a groove structure in a silicon substrate |
Country Status (6)
Country | Link |
---|---|
US (1) | US6337255B1 (en) |
EP (1) | EP1019958B1 (en) |
JP (1) | JP3462174B2 (en) |
KR (1) | KR100528569B1 (en) |
DE (1) | DE59808090D1 (en) |
WO (1) | WO1999016125A1 (en) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002100672A (en) * | 2000-09-21 | 2002-04-05 | Nec Corp | Forming method of isolation trench |
US7026172B2 (en) * | 2001-10-22 | 2006-04-11 | Promos Technologies, Inc. | Reduced thickness variation in a material layer deposited in narrow and wide integrated circuit trenches |
US6649460B2 (en) * | 2001-10-25 | 2003-11-18 | International Business Machines Corporation | Fabricating a substantially self-aligned MOSFET |
CN100352033C (en) * | 2003-04-22 | 2007-11-28 | 旺宏电子股份有限公司 | Method for preparing shallow grooved-isolation layer |
US7339253B2 (en) * | 2004-08-16 | 2008-03-04 | Taiwan Semiconductor Manufacturing Company | Retrograde trench isolation structures |
US8012847B2 (en) * | 2005-04-01 | 2011-09-06 | Micron Technology, Inc. | Methods of forming trench isolation in the fabrication of integrated circuitry and methods of fabricating integrated circuitry |
US7998809B2 (en) * | 2006-05-15 | 2011-08-16 | Micron Technology, Inc. | Method for forming a floating gate using chemical mechanical planarization |
US8120094B2 (en) | 2007-08-14 | 2012-02-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Shallow trench isolation with improved structure and method of forming |
US8119489B2 (en) * | 2008-03-28 | 2012-02-21 | United Microelectronics Corp. | Method of forming a shallow trench isolation structure having a polysilicon capping layer |
US8105956B2 (en) * | 2009-10-20 | 2012-01-31 | Micron Technology, Inc. | Methods of forming silicon oxides and methods of forming interlevel dielectrics |
US8598040B2 (en) * | 2011-09-06 | 2013-12-03 | Lam Research Corporation | ETCH process for 3D flash structures |
CN109817521B (en) * | 2017-11-21 | 2022-04-12 | 联华电子股份有限公司 | Semiconductor manufacturing process for improving planarization load effect |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4226665A (en) * | 1978-07-31 | 1980-10-07 | Bell Telephone Laboratories, Incorporated | Device fabrication by plasma etching |
US4671970A (en) * | 1986-02-05 | 1987-06-09 | Ncr Corporation | Trench filling and planarization process |
US4962064A (en) * | 1988-05-12 | 1990-10-09 | Advanced Micro Devices, Inc. | Method of planarization of topologies in integrated circuit structures |
JP3092185B2 (en) * | 1990-07-30 | 2000-09-25 | セイコーエプソン株式会社 | Method for manufacturing semiconductor device |
JP2687948B2 (en) | 1995-10-05 | 1997-12-08 | 日本電気株式会社 | Method for manufacturing semiconductor device |
US5874345A (en) * | 1996-11-18 | 1999-02-23 | International Business Machines Corporation | Method for planarizing TEOS SiO2 filled shallow isolation trenches |
US5817567A (en) * | 1997-04-07 | 1998-10-06 | Taiwan Semiconductor Manufacturing Company Ltd. | Shallow trench isolation method |
US6071817A (en) * | 1998-03-23 | 2000-06-06 | Lsi Logic Corporation | Isolation method utilizing a high pressure oxidation |
US6004863A (en) * | 1998-05-06 | 1999-12-21 | Taiwan Semiconductor Manufacturing Company | Non-polishing sacrificial layer etchback planarizing method for forming a planarized aperture fill layer |
US6277707B1 (en) * | 1998-12-16 | 2001-08-21 | Lsi Logic Corporation | Method of manufacturing semiconductor device having a recessed gate structure |
US6261923B1 (en) * | 1999-01-04 | 2001-07-17 | Vanguard International Semiconductor Corporation | Method to solve the dishing issue in CMP planarization by using a nitride hard mask for local inverse etchback and CMP |
US6100163A (en) * | 1999-01-07 | 2000-08-08 | Taiwan Semiconductor Manufacturing Company | Gap filling of shallow trench isolation by ozone-tetraethoxysilane |
US6207532B1 (en) * | 1999-09-30 | 2001-03-27 | Taiwan Semiconductor Manufacturing Company | STI process for improving isolation for deep sub-micron application |
-
1998
- 1998-09-22 DE DE59808090T patent/DE59808090D1/en not_active Expired - Lifetime
- 1998-09-22 WO PCT/DE1998/002832 patent/WO1999016125A1/en active IP Right Grant
- 1998-09-22 KR KR10-2000-7003175A patent/KR100528569B1/en not_active IP Right Cessation
- 1998-09-22 EP EP98958161A patent/EP1019958B1/en not_active Expired - Lifetime
- 1998-09-22 JP JP2000513320A patent/JP3462174B2/en not_active Expired - Fee Related
-
2000
- 2000-03-24 US US09/535,648 patent/US6337255B1/en not_active Expired - Lifetime
Non-Patent Citations (1)
Title |
---|
See references of WO9916125A1 * |
Also Published As
Publication number | Publication date |
---|---|
JP2001517873A (en) | 2001-10-09 |
EP1019958B1 (en) | 2003-04-23 |
DE59808090D1 (en) | 2003-05-28 |
KR100528569B1 (en) | 2005-11-15 |
KR20010024284A (en) | 2001-03-26 |
US6337255B1 (en) | 2002-01-08 |
WO1999016125A1 (en) | 1999-04-01 |
JP3462174B2 (en) | 2003-11-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE68927353T2 (en) | Process for producing planar insulation | |
DE69623679T2 (en) | Process for producing a trench structure for isolation in an integrated circuit | |
EP0645808B1 (en) | Process for manufacturing an isolation trench in a SOI substrate | |
DE69031849T2 (en) | Method for leveling topologies for integrated circuits | |
DE4310954C2 (en) | Semiconductor processing method for producing an isolation trench in a substrate | |
DE19906030B4 (en) | A trench isolation structure of a semiconductor device and method of fabricating a trench isolation structure with polysilicon contact | |
DE69132118T2 (en) | Process for the production of isolation zones for semiconductor devices | |
DE10127622B4 (en) | Method of making an isolation trench filled with HDPCVD oxide | |
EP0631305B1 (en) | Process for manufacturing un isolation region in a substrate for smart-power-technology | |
EP0001100A2 (en) | Method for forming recessed dielectric isolation regions in silicon by means of charged and accelerated particles | |
DE69232041T2 (en) | Process for producing planarized isolation for CMOS devices | |
EP1182699B1 (en) | Process for forming a thick dielectric region in a semiconductor substrate | |
EP0453644B1 (en) | Method of making a hole in a semiconductor layer structure and its use in manufacturing contact holes | |
DE19836164A1 (en) | Integrated circuit trench isolation includes an oxidation resistant nitride layer | |
EP1019958B1 (en) | Method for making a groove structure in a silicon substrate | |
DE112007002739B4 (en) | Method for producing a semiconductor device with isolation trench and contact trench | |
DE10107012A1 (en) | Simultaneous formation of poly-poly capacitor, MOS transistor and bipolar transistor on substrate used in production of integrated circuits comprises using polycrystalline silicon to form electrodes | |
DE19840385C2 (en) | Method for isolating areas of an integrated circuit and semiconductor device with an integrated circuit | |
DE10054190A1 (en) | Planarizing insulating region used in production of ULSI switches comprises forming connecting surface oxide layer, first nitride layer, and oxide sacrificial layer | |
WO2004017401A1 (en) | Semiconductor component with trench insulation and corresponding production method | |
DE10259728B4 (en) | A method of fabricating a trench isolation structure and method of controlling a degree of edge rounding of a trench isolation structure in a semiconductor device | |
DE69027280T2 (en) | Method of manufacturing a field isolation structure and a gate structure for MISFET integrated circuits | |
DE102005063129A1 (en) | Trench isolation structure for a semiconductor device with reduced sidewall strain and method of making the same | |
DE19538005A1 (en) | Method of creating trench isolation in a substrate | |
DE10138510B4 (en) | Trench isolation with self-aligning surface seal and method of making such trench isolation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20000317 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): DE FR GB IT |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
RTI1 | Title (correction) |
Free format text: METHOD FOR MAKING A GROOVE STRUCTURE IN A SILICON SUBSTRATE |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Designated state(s): DE FR GB IT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED. Effective date: 20030423 Ref country code: FR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20030423 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
REF | Corresponds to: |
Ref document number: 59808090 Country of ref document: DE Date of ref document: 20030528 Kind code of ref document: P |
|
GBT | Gb: translation of ep patent filed (gb section 77(6)(a)/1977) |
Effective date: 20030730 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20040126 |
|
EN | Fr: translation not filed | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20150917 Year of fee payment: 18 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20151119 Year of fee payment: 18 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 59808090 Country of ref document: DE |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20160922 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20160922 Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20170401 |