EP0965082A1 - Computer equipment consisting of a plurality of interconnected modules and method for optimising such computer resources - Google Patents
Computer equipment consisting of a plurality of interconnected modules and method for optimising such computer resourcesInfo
- Publication number
- EP0965082A1 EP0965082A1 EP98913856A EP98913856A EP0965082A1 EP 0965082 A1 EP0965082 A1 EP 0965082A1 EP 98913856 A EP98913856 A EP 98913856A EP 98913856 A EP98913856 A EP 98913856A EP 0965082 A1 EP0965082 A1 EP 0965082A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- network
- computer
- equipment
- internal
- resources
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5061—Partitioning or combining of resources
Definitions
- the present invention relates to the field of computers and more specifically that of computers connected to a network to allow the exchange of information between different interconnected devices.
- the architecture of computers according to the state of the art is based on a motherboard receiving a plurality of daughter cards comprising additional resources such as random access memory, mass memory, specific processing cards such as graphics cards, etc. .
- Each computer forms a closed and autonomous assembly, allowing access to a local or external network to interact with other computers or equipment having a similar architecture.
- the object of the present invention is to propose a computer architecture implementing equipment comprising resources which can be shared on an external network in a transparent manner by all the equipment connected to the external computer network, to form a distributed system.
- the invention consists in organizing the IT resources internal to each of the pieces of equipment in the form of a resource provided with an interface circuit allowing dialogue with a computer network internal to the piece of equipment constituting the extension of the computer network. outside.
- the originality of the invention comes from the homogeneity of the interconnection network internal to an item of equipment, and of the external computer network.
- the invention relates in its most general sense to computer equipment capable of being connected to an external computer network, of the type comprising a plurality of interconnected computer elements such as one or more central processing units, a or more mass memories, one or more random access memory units, a smart power supply, one or more communication units with external networks such as a switch, a modem, a router, a network bridge, a network adapter, as well as of peripherals such as a keyboard, a monitor, a mouse, with their controller, or a sound processing and synthesis module, characterized in that each of the computer elements is provided with its own interface circuit, said interface circuit being a circuit capable of causing the computer element considered to dialogue with an internal computer nano-network capable of being connected to said external computer network to form a wide area network, each of the internal computer elements constituting a modular unit of resources or node of a computer network capable of interacting with any other modular resource unit or node connected to the internal computer network or belonging to computer equipment connected to said external computer network, using one or more computer
- Each device according to the invention thus constitutes in itself a small internal local computer network of any topology (by bus, star, ring, or a combination of these topologies) using the same protocols as the external network and composed of autonomous internal nodes having the intelligence necessary to manage network protocols and respond to service requests from other internal nodes and from the nodes of a conventional external computer network to which the device would be connected.
- each of the computer elements constitutes a modular resource unit capable of dialoguing with any other modular resource unit connected to the wide area network and using the same basic addressing and communication protocols as this wide area network.
- Each modular resource unit is said to be intelligent and includes all the subsystems giving it the classic capacities and functions necessary to understand and manage the network protocol (s) such as: random access memory, read only memory or flash memory, low power microprocessor , software driver, system operating system (which can be a micro-kernel), and a network operating subsystem (these two operating systems can together constitute a lean server operating system or ThinServer).
- the network protocol such as: random access memory, read only memory or flash memory, low power microprocessor , software driver, system operating system (which can be a micro-kernel), and a network operating subsystem (these two operating systems can together constitute a lean server operating system or ThinServer).
- the transmission media of the internal nanogrid are electrical cables, optical fibers, radio waves, light waves, electromagnetic waves.
- the network adapters of the computer elements consist of an Ethernet, Fast Ethernet, Gigabit Ethernet, FDDI, ATM, Token Ring, SDH adapter, of the radio type, of the holographic type, or of another type of adapter. for local or wide area network.
- the network adapters of at least two modules are grouped in a multi-port adapter.
- the internal local nano-network of the equipment comprises a concentrator (hub) and a network interconnection bridge or a switch, or even a switch-router.
- the invention also relates to a method for optimizing IT resources of a plurality of users, each having equipment comprising at least one IT element such as one or more central processing unit modules, one or more memory memory modules. mass, one or more RAM modules, a smart power supply, one or more communication modules with external networks such as a modem, router, switch, hub, switch-router or network adapter, as well as peripheral modules such as a keyboard, a graphics adapter connected to a monitor, or a processing module and sound synthesis, characterized in that each of the computer elements is provided with a network adapter to constitute a node of an internal computer nano-network and in that a local or extended external network forming an extension of the local nano-networks internal authorizes communication between each of the IT elements.
- IT element such as one or more central processing unit modules, one or more memory memory modules. mass, one or more RAM modules, a smart power supply, one or more communication modules with external networks such as a modem, router, switch, hub, switch-router or network adapter, as
- At least one of the pieces of equipment comprises means managing a compensation, exchange or purchase / sale exchange of shareable resources on the network.
- the invention also relates to a computer module comprising at least one computer resource such as one or more central processing units, one or more mass memories, one or more random access memory units, an intelligent power supply, one or more communication units. with external networks and an adapter for data exchange with an external network.
- a computer resource such as one or more central processing units, one or more mass memories, one or more random access memory units, an intelligent power supply, one or more communication units. with external networks and an adapter for data exchange with an external network.
- the interface fitted to each of the resources has the function of transforming the control functions of the computer resource with which the interface is associated, into signals conforming to the network protocol.
- the interface circuit includes a network microcontroller, a microprocessor and a working memory, as well as input-output interface circuits.
- the invention also relates to a computer architecture constituted by a plurality of computer equipment interconnected by a computer network characterized in that at least part of the computer equipment includes computer resources interconnected within said equipment by an internal computer network constituting the extension of the external computer network, said computer resources each being equipped with a network-interface circuit.
- the interfaces equipping the internal resources include a network microcontroller controlled by a processor, as well as a working memory.
- FIG. 1 represents a schematic view of an item of equipment according to the invention
- FIG. 2 represents an example of implementation of the system
- FIG. 3 shows another example of system implementation
- Figure 1 shows a schematic view of equipment according to the invention. It consists of a box comprising a set of network nodes of the resource module type (2) interconnected by an internal local network (1) formed by network links and by a network interconnection module (3), connectable to an external network.
- a device will have priority access to local resource nodes and will complete the resource requirements by accessing the resources available on one or more other devices connected to the external network, always using the same network protocols.
- the protocols common to internal and external networks to access random memory modules temporarily unused on one or more others equipment.
- Access to the resources of other equipment can be achieved through a resource manager controlling the availability of additional resources and managing, if necessary, untimely disconnections of some of the external resources.
- FIG. 2 represents an exemplary implementation of the invention in which the equipment comprises a processor card (4) with its network adapter, an intelligent random access memory card (5) with its network adapter, an intelligent controller for mass memory with its mass memories and its network adapter (6), an intelligent screen, keyboard, mouse controller with its network adapter (7), said card presenting the interfaces for managing the usual peripherals such as the keyboard, the monitor, or the mouse, and additional cards (8), all these cards being interconnected by a local network formed by network cabling materialized by a backplane card integrating a concentrator or hub
- a network bridge filters the information circulating locally or on the external network, and lets pass only those which are addressed by one to the other.
- Each resource constitutes, for the other resources, a light server (ThinServer) of resources to be a resource server node of the nano-computer network internal to the device, and more generally a resource server node of the wide area network into which the device is integrated.
- each resource has a network adapter and a so-called intelligent controller, that is to say integrating a programmable logic circuit and memories to manage exchanges and store the network protocols of the internal local network.
- the operating system of the thin server (Thinserver) can advantageously be equipped with a Java virtual machine or a Java processor.
- the equipment comprises a processor card (4) with its network adapter, an intelligent random access memory card (5) with its network adapter, an intelligent controller mass memory with its mass memories and its network adapter (6), an intelligent screen, keyboard and mouse controller with its network adapter (7), said card presenting the interfaces for managing the usual peripherals such as the keyboard, the monitor, or the mouse, and additional cards (8), all these cards being interconnected by a local network formed by optical or electrical network cabling materialized by a backplane integrating a switch.
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Small-Scale Networks (AREA)
Abstract
Description
Claims
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR9702765A FR2760547B1 (en) | 1997-03-07 | 1997-03-07 | COMPUTER EQUIPMENT FORMED OF A PLURALITY OF INTERCONNECTED MODULES AND METHOD FOR OPTIMIZING SUCH COMPUTER RESOURCES |
FR9702765 | 1997-03-07 | ||
PCT/FR1998/000456 WO1998040836A1 (en) | 1997-03-07 | 1998-03-06 | Computer equipment consisting of a plurality of interconnected modules and method for optimising such computer resources |
Publications (1)
Publication Number | Publication Date |
---|---|
EP0965082A1 true EP0965082A1 (en) | 1999-12-22 |
Family
ID=9504534
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP98913856A Withdrawn EP0965082A1 (en) | 1997-03-07 | 1998-03-06 | Computer equipment consisting of a plurality of interconnected modules and method for optimising such computer resources |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0965082A1 (en) |
AU (1) | AU6840198A (en) |
FR (1) | FR2760547B1 (en) |
WO (1) | WO1998040836A1 (en) |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5165018A (en) * | 1987-01-05 | 1992-11-17 | Motorola, Inc. | Self-configuration of nodes in a distributed message-based operating system |
US4835673A (en) * | 1987-04-27 | 1989-05-30 | Ncr Corporation | Method and apparatus for sharing resources among multiple processing systems |
US4858101A (en) * | 1987-08-26 | 1989-08-15 | Allen-Bradley Company, Inc. | Programmable controller with parallel processors |
US5197130A (en) * | 1989-12-29 | 1993-03-23 | Supercomputer Systems Limited Partnership | Cluster architecture for a highly parallel scalar/vector multiprocessor system |
AU3944793A (en) * | 1992-03-31 | 1993-11-08 | Aggregate Computing, Inc. | An integrated remote execution system for a heterogenous computer network environment |
-
1997
- 1997-03-07 FR FR9702765A patent/FR2760547B1/en not_active Expired - Fee Related
-
1998
- 1998-03-06 WO PCT/FR1998/000456 patent/WO1998040836A1/en not_active Application Discontinuation
- 1998-03-06 AU AU68401/98A patent/AU6840198A/en not_active Abandoned
- 1998-03-06 EP EP98913856A patent/EP0965082A1/en not_active Withdrawn
Non-Patent Citations (1)
Title |
---|
See references of WO9840836A1 * |
Also Published As
Publication number | Publication date |
---|---|
FR2760547B1 (en) | 1999-05-21 |
AU6840198A (en) | 1998-09-29 |
WO1998040836A1 (en) | 1998-09-17 |
FR2760547A1 (en) | 1998-09-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2009153498A1 (en) | Method of generating requests to manipulate an initialization and administration database for a cluster of servers, corresponding data medium and cluster of servers | |
CA2113435C (en) | System architecture having parallel processor array | |
FR2862147A1 (en) | DYNAMIC RECONFIGURATION OF PCI-EXPRESS TYPE LINKS | |
FR2946769A1 (en) | METHOD AND DEVICE FOR RECONFIGURING AVIONICS. | |
US20090150555A1 (en) | Memory to memory communication and storage for hybrid systems | |
EP3718018A1 (en) | Mechanisms for fpga chaining and unified fpga views to composed system hosts | |
US9031062B2 (en) | Method and apparatus for providing a synthetic system | |
EP2975517B1 (en) | Method and device for synchronised execution of an application in a high-availability environment | |
EP1085448A1 (en) | Administration system for multimodular multiprocessor machines | |
FR2927437A1 (en) | MULTIPROCESSOR COMPUTER SYSTEM | |
EP2254066A1 (en) | Method supporting the realisation and validation of an avionic platform | |
EP3588294A2 (en) | Method for managing failure in a network of nodes based on an overall strategy | |
EP2507712A1 (en) | System enabling direct data transfers between memories of a plurality of elements of said system | |
CA2887077A1 (en) | Data treatment system for graphical interface and graphical interface comprising such a data treatment system | |
EP1049018A1 (en) | Modular interconnection architecture for expandable multiprocessor engine, implementing a vitual bus hierarchy comprising a plurality of levels, each level comprising the same basic element | |
WO1998040836A1 (en) | Computer equipment consisting of a plurality of interconnected modules and method for optimising such computer resources | |
WO2013110816A2 (en) | Method of using a shared memory | |
US20080028117A1 (en) | Method and Apparatus for Notifying User About Non-Optimal Hot-Add Memory Configurations | |
EP0634724A1 (en) | Processing-system with shared memory | |
EP0333537A1 (en) | Digital signal-processing device | |
EP1493083B1 (en) | Reconfigurable control system based on hardware implementation of petri graphs | |
WO2019122626A1 (en) | System and method for formulating and executing fonctional tests for cluster de servers | |
FR2726383A1 (en) | INFORMATION PROCESSING SYSTEM COMPRISING AT LEAST TWO PROCESSORS | |
EP0369843B1 (en) | Central processing unit with several processors and several memories for a data-processing system | |
FR2648588A1 (en) | COUPLING SYSTEM WITH AN INTERFACE BETWEEN AT LEAST TWO ELECTRONIC DEVICES HAVING ACCESS BUSES OF DIFFERENT FORMAT |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 19990908 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE |
|
17Q | First examination report despatched |
Effective date: 20000505 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20020302 |