EP0866559A1 - Phase-locked loop - Google Patents
Phase-locked loop Download PDFInfo
- Publication number
- EP0866559A1 EP0866559A1 EP98300516A EP98300516A EP0866559A1 EP 0866559 A1 EP0866559 A1 EP 0866559A1 EP 98300516 A EP98300516 A EP 98300516A EP 98300516 A EP98300516 A EP 98300516A EP 0866559 A1 EP0866559 A1 EP 0866559A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- frequency
- signal
- vco
- phase
- charge pump
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/0802—Details of the phase-locked loop the loop being adapted for reducing power consumption
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/113—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using frequency discriminator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
- H03L7/0895—Details of the current generators
- H03L7/0898—Details of the current generators the source or sink current values being variable
Definitions
- the present invention relates to a phase-locked loop for use in clock and data recovery circuits.
- a clock recovery circuit using a phase-locked loop (PLL) for producing, from an incoming digital data signal, for example, in a digital transmission system, a clock signal which is used for timing purposes in processing the data signal.
- PLL phase-locked loop
- the data signal is a serial binary signal having binary Is and 0s represented respectively by the presence and absence of a positive voltage, and the clock signal is produced at the bit rate of the data signal.
- the PFDs do not, however, work when either input signal is of any non-periodic form such as data. In that case, there will be many periods where there is no transition to use for phase comparison, and the average transition frequency for the input will be unpredictable and less than the proper clock frequency. Furthermore, it is often desirable for a PLL to have response characteristics with a large amount of inertia to reduce jitters in the presence of noisy data, but also to have an opposing requirement to find lock relatively quickly.
- a phase-locked loop for providing a frequency controlled signal which is phase-locked with an input signal
- the PLL comprising: a voltage controlled oscillator (VCO) for generating the frequency controlled signal and first and second VCO signals, in response to a VCO control signal fed thereto, the phase of the first VCO signal relating to the frequency controlled signal, the frequency of the second VCO signal relating to the frequency controlled signal; phase detection means for providing a first detection signal in response to the input signal and the first VCO signal, the first detection signal representing the phase difference between the input signal and the first VCO signal; frequency detection means for providing a second detection signal in response to a frequency reference signal and the second VCO signal, the second detection signal representing the frequency difference between the frequency reference signal and the second VCO signal; and charge pump circuitry for generating first and second charge pump currents in response to the first and second detection signals, respectively, and integrating the first and second charge pump currents to provide the VCO control signal fed to the VCO
- the frequency detection means is separate from the phase detection means.
- the PLL operates in response to the frequency difference between the frequency controlled signal and the frequency reference signal. Accordingly, accurate and flexible frequency acquisition is achieved, regardless of whether the input signal is present or absent. Also, rapid phase acquisition is achieved whenever the frequency of the input signal is close to the frequency of the frequency reference signal.
- the phase detection means comprises means for providing a phase lock indication signal when the frequency controlled signal is phase-locked with the input signal.
- the phase lock indication signal causes the frequency detection means to be disabled. This avoids interference with phase lock when the frequency of the input signal rate is slightly different from that of the frequency reference signal, minimizes power consumption, and provides both accuracy and flexibility in frequency, independent of component tolerances.
- the frequency detector acts to modulate the VCO control signal by means of a charge pump circuit which is separate from the charge pump circuit used by the phase comparator but which is compatible in current output magnitude.
- the frequency comparison function behaves cooperatively with the phase comparison function and requires no substantial changes in other portions of the charge pump PLL, thereby preserving and enhancing its performance and advantages.
- FIG. 1 shows a clock recovery circuit using a phase-locked loop according to an embodiment of the present invention.
- An incoming digital data signal includes transitions between upper and lower voltage levels synchronized by a clock signal and is fed to an input terminal 110 of the clock recovery circuit.
- the terminal 110 is connected to an input terminal of an input buffer 112 which provides a data input signal from its output terminal to a phase detector 114 and a data input terminal D of a D-type flip-flop (FF) 116.
- FF D-type flip-flop
- a voltage controlled oscillator (VCO) 118 generates two output signals in different phases (0° and 90°), the frequency f v of which depends upon primary and secondary control voltages Vcp and Vcs fed to its nodes Np and Ns by a phase control charge pump 120 and a control voltage circuit 122, respectively.
- a possible circuit implementation of the VCO 118 is a ring oscillator which is, for example, disclosed in Figure 4 of United States Patent No. 5,334,951 granted to J.G. Hogeboom on August 2, 1994, which is hereby incorporated by reference.
- the VCO 118 includes N- and P-channel field effect transistors (FETs) as current limiting devices.
- the FETs are metal oxide semiconductor (MOS) transistors.
- the charge pump 120 is also shown in Figure 4 of United States Patent No. 5,334,951 and includes N- and P-channel MOS (NMOS and PMOS) transistors as current limiting devices.
- the control voltage circuit 122 includes a current mirror circuit and a bootstrap circuit.
- the 90° VCO signal is provided from the VCO 118 to the phase detector 114.
- the phase detector 114 is a logic circuit which provides faster and slower control pulses CPF and CPS to a charge pump 120, in response to the phase difference between the data input signal and the 90° VCO signal.
- the two control pulses CPF and CPS are produced on the basis of logical combination of the clock signal, the data input signal, and the data input signal delayed by one half of the period of the clock signal.
- This logic produces faster and slower control pulses CPF and CPS for each data transition which total 1/2 clock period in duration, the width of the faster control pulse CPF equal to the delay from the data transition to one edge of the 90° VCO signal, and the width of the slower control pulse CPS equal to the delay from this edge to the data transition delayed by 1/2 clock period.
- Optimum phase lock occurs when the faster and slower control pulses CPF and CPS are of equal duration or when one edge of the 90° VCO signal is 1/4 clock period (90°) delayed relative to the data transition.
- the charge pump 120 provides current to modulate the primary control voltage Vcp which determines the VCO frequency by directly supplying the gate potential for the current limiting NMOS transistors in the VCO 118 and by driving the control voltage circuit 122.
- the circuit 122 supplies an equivalent gate potential for the current limiting PMOS transistors in the VCO 118 and also insures that there is always a minimum operating potential applied to the primary control voltage Vcp.
- the primary and secondary control voltage Vcp and Vcs are supplied to the charge pump, so that its output will be varied and regulated in proportion to the operating frequency.
- the PLL of Figure 1 includes an adaptive filter 124 and the secondary control voltage Vcs is provided by a combination of the filter 124 and the control voltage circuit 122. The voltage Vcs is also fed to the VCO 118.
- a reference clock signal (e.g., a frequency f r of 10 MHz) is fed by a reference clock source (not shown) to a reference clock terminal 126 which is connected to a frequency detector 128.
- the frequency detector 128 generates faster and slower count charge pulses CHF and CHS in response to the 0° VCO signal and the reference clock signal, under the non-phase-locked condition.
- the phase detector 114 provides a phase lock indication signal which disables the frequency detector 128.
- a frequency control charge pump 130 In response to the faster and slower count charge pulses CHF and CHS, a frequency control charge pump 130 provides current to influence output voltage Vf which couples to the primary control voltage Vcp via the filter 124.
- the current from the charge pump 130 is also varied and regulated in proportion to the operating frequency by the voltages Vf and Vcs with the same benefits as that of the phase control charge pump described in United States Patent No. 5,334,951.
- the 0° VCO signal is fed from the VCO 118 to an output buffer 132.
- the phase control charge pump 120, the control voltage circuit 122, the adaptive filter 124 and the frequency control charge pump 130 constitute charge pump circuitry.
- FIG. 2 shows the frequency detector 128 shown in Figure 1.
- a phase lock input terminal 210 and a clock input terminal 212 of the frequency detector 128 are connected to the phase detector 114 and the VCO 118, respectively, shown in Figure 1.
- the phase lock input terminal 210 is connected to an input terminal of an inverter 214, the output terminal of which is connected to input terminals of two AND gates 216 and 218 and an inverter 220.
- the output terminal of the inverter 220 is connected to reset terminals R of FFs 222, 224, a reference counter 226, a VCO counter 228 and a VCO divider 230.
- Each of the reference counter 226 and the VCO counter 228 includes a binary counter.
- the reference clock terminal 126 is connected to another input terminal of the AND gate 216, the output terminal of which is connected to the clock terminals ck of the FF 222 and the reference counter 226.
- the clock input terminal 212 is connected to the clock terminal ck of the VCO divider 230, which divides, for example, by 16, to reduce the frequency fv of the VCO signal to substantially that of the reference clock.
- the output terminal of the VCO divider 230 is connected to another input terminal of the AND gate 218, the output terminal of which is connected to the clock terminals ck of the FF 224 and the VCO counter 228.
- the output terminals of the reference counter 226 and the VCO counter 228 are connected to first and second input terminals of a control logic circuit 232, respectively.
- First and second output terminals OUT1 and OUT2 of the control logic circuit 232 are connected to the D input terminals of the FFs 222 and 224, respectively.
- the output terminals of the FFs 222 and 224 are connected to inhibit terminals IH of the reference counter 226 and the VCO counter 228, respectively.
- the Q output terminal of the FF 222 and the output terminal of the AND gate 216 are connected to an AND gate 234.
- the Q output terminal of the FF 224 and the output terminal of the AND gate 218 are connected to an AND gate 236.
- Figure 3 shows detailed circuits of the charge pump 130 and the filter 124 of Figure 1.
- the charge pump 130 has an inverter 310, two switches 312 and 314 and two current limiters 316 and 318.
- the current limiters 316 and 318 are complementary PMOS and NMOS transistors.
- the switches 312 and 314 are also PMOS and NMOS transistors, respectively.
- the switch 312 is connected in series with the current limiter 316 between the supply voltage terminal of +Vcc and an output terminal 320 at which the voltage Vf is present.
- the current limiter 318 is connected in series with the switch 314 between the output terminal 320 and the ground terminal.
- the current limiters 316 and 318 are controlled by the voltages Vcs and Vf, respectively, to provide substantially equal current limits which vary with the operating frequency of the VCO 118.
- the faster count charge pulse CHF is fed from the frequency detector 128 to the input terminal of the inverter 310 and the inverted pulse is fed to the gate control terminal of the switch 312.
- the slower count charge pulse CHS is fed from the frequency detector 128 to the gate control terminal of the switch 318.
- the filter 124 includes an integration capacitor 322 and a P-channel FET 324 (MOS transistor).
- the output terminal 320 of the charge pump 130 is connected to the source of the FET 324 of the filter 124, the gate of which is connected to the ground terminal.
- the capacitor 322 is connected between the source and gate of the FET 324.
- the drain of the FET 324 is connected to node Np of the VCO 118.
- the FET 324 is biased by the two voltages Vf and Vcp, which are of very nearly the same value, causing it to act as an adaptive resistor.
- the resistance varies in proportion to the VCO output signal period and inversely with the frequency.
- the capacitor 322 prevents the voltage Vf from making rapid variations.
- variable resistance of the FET 324 keeps the voltages Vcp and Vf at close to the same potential while allowing current from the charge pump 120 to cause rapid, limited amplitude, variations in the primary control voltage Vcp to enable rapid limited range phase control.
- the voltage Vf controls the average VCO operating frequency while the primary control voltage Vcp is the sum of the voltage Vf and small rapid voltage variations which control the VCO, so that it continuously tracks the phase of the data input signal.
- FIG 4 is a detailed block diagram of the reference counter 226 and the VCO counter 228 shown in Figure 2.
- a reset terminal (R) 410, a clock terminal (ck) 412 and an inhibit terminal (IH) 414 of the reference counter 226 are connected to the inverter 220, the AND gate 216 and the FF 222, respectively, shown in Figure 2.
- the reset terminal 410 is connected to reset terminals R of FFs 416 and 418.
- the clock terminal 412 is connected to clock terminals ck of the FFs 416 and 418.
- the inhibit terminal 414 is connected to selection terminals of multiplexers 420 and 422.
- the Q output terminal of the FF 416 is connected to an input terminal I1 of the multiplexer 420 and an input terminal I2 of the multiplexer 422.
- the Q output terminal of the FF 418 is connected to an input terminal I1 of the multiplexer 422 and an input terminal of an inverter 424.
- the output terminal of the multiplexer 422 is connected to the data input terminal D of the FF 418.
- the output terminal of the inverter 424 is connected to an input terminal 12 of the multiplexer 420.
- the output terminal of the multiplexer 420 is connected to the data input terminal D of the FF 416.
- the reference counter 226 provides two bit count outputs A0 and Al from the Q output terminals of the FFs 416 and 418. The count outputs A0, Al are fed to the control logic circuit 232.
- a reset terminal (R) 430, a clock terminal (ck) 432 and an inhibit terminal (IH) 434 of the VCO counter 228 are connected to the inverter 220, the AND gate 218 and the FF 224, respectively, shown in Figure 2.
- the reset terminal 430 is connected to reset terminals R of FFs 436 and 438.
- the clock terminal 432 is connected to clock terminals ck of the FFs 436 and 438.
- the inhibit terminal 434 is connected to selection terminals of multiplexers 440 and 442.
- the Q output terminal of the FF 436 is connected to an input terminal I1 of the multiplexer 440 and an input terminal 12 of the multiplexer 442.
- the Q output terminal of the FF 438 is connected to an input terminal I1 of the multiplexer 442 and an input terminal of an inverter 444.
- the output terminal of the multiplexer 442 is connected to the data input terminal D of the FF 438.
- the output terminal of the inverter 444 is connected to an input terminal I2 of the multiplexer 440.
- the output terminal of the multiplexer 440 is connected to the data input terminal D of the FF 436.
- the VCO counter 228 provides two bit count outputs B0 and B1 from the Q output terminals of the FFs 436 and 438. The count outputs B0, B1 are fed to the control logic circuit 232.
- Figure 5 shows the control logic circuit 232 of Figure 2.
- the control logic circuit 232 has three exclusive OR (XOR) gates 520, 522, and 526, two exclusive NOR (XNOR) gates 518 and 524, and two NAND gates 528 and 530, each having two input terminals and one output terminal.
- Input terminals 510, 512, 514 and 516 of the control logic circuit 232 are connected to the Q output terminals of the FFs 416, 418, FFs 436 and 438, respectively, shown in Figure 4.
- the input terminal 510 is connected to one input terminal of the XOR gate 520 and to one input terminal of the XNOR gate 524.
- the input terminal 512 is connected to one input terminal of the XNOR gate 518 and to one input terminal of the XOR gate 522.
- the input terminal 514 is connected to the other input terminals of the XNOR gate 518 and the XOR gate 520.
- the input terminal 516 is connected to the other input terminals of the XOR gate 522 and the XNOR gate 524.
- the output terminals of the XOR gates 520 and 522 are connected to the input terminals of the XOR gate 526, the output terminal of which is connected to one input terminal of each of the NAND gates 528 and 530.
- the output terminals of the XNOR gate 518 and the XOR gate 524 are connected to the other input terminals of the NAND gates 528 and 530.
- the output terminals of the NAND gates 528 and 530 are connected to the D input terminals of the FFs 222 and 224, respectively, shown in Figure 2.
- the control logic circuit 232 generates the inhibit pulses INP1 and INP2 by logical combination of the outputs A0, Al and B0, B1 from the reference counter 226 and the VCO counter 228.
- Figure 6 is a timing chart representing the operation of the frequency detector 128.
- Figures 7A and 7B illustrate detector phase characteristics and detector frequency characteristics, respectively.
- the secondary control voltage Vcs is fed to the gates of the current limiting PMOS transistors of the phase charge pump 120 and the VCO 118.
- the primary control voltage Vcp is fed to the gates of the complementary current limiting NMOS transistors of the charge pump 120 and the VCO 118.
- the secondary control voltage Vcs is also fed to the frequency charge pump 130.
- the control voltage circuit 122 maintains the value of the secondary control voltage Vcs such that the current limits provided by the PMOS transistors will substantially match the current limits provided by the NMOS transistors. Also, the control voltage circuit 122 insures that there is a minimum voltage present at node Np, so that the charge pumps 120 and 130 will provide minimum operating pump current and so that the VCO 118 will operate at a minimum frequency. Details of typical VCO and control voltage circuits may be found in United States Patent No. 5,334,951.
- the phase detector 114 acts on the data input signal to produce a pulse having a duration of 1/2 the period of the VCO output clock signals for each data transition, and combines this pulse with the 90° VCO signal to generate the faster and slower control pulses CPF and CPS.
- the faster control pulse CPF is generated whenever the data transition pulse is present and the 90° VCO signal is at the upper logic voltage level.
- the slower control pulse CPS is generated whenever the data transition pulse is present and the 90° VCO signal is at the lower logic voltage level.
- the pulses CPF and CPS activate the charge pump 120 to produce current into node Np and produce zero net current when both are of equal duration. Hence, for each data transition, a charge is produced in proportion to the time difference between the data transition and the falling edge of the 0° VCO signal. This charge is applied to node Np in order to control the primary control voltage Vcp and thereby to control the frequency and phase of the VCO output.
- the filter 124 couples the primary control voltage Vcp to control the voltage Vf and thereby passes the current from the charge pump 120 into the capacitor 322 of the filter 124, which over a period of time charges to cause the voltage Vf to reach the average value of the primary control voltage Vcp.
- the adaptive resistance provided by the FET 324 also causes the primary control voltage Vcp to respond to the charge pulses from the charge pump 120 by producing a small voltage variation with respect to the voltage Vf.
- the variation has an area in units of voltage-time which is proportional to the charge transferred and also proportional to the resistance of the FET 324 which is in turn proportional to the period of the VCO output.
- the voltage variation acts by means of the VCO frequency/voltage characteristic to move the phase of the falling edge of the 0° VCO signal closer to the phase of the data transitions by a fixed proportion of the detected phase error.
- the fixed proportion is termed the "First Order Gain".
- the voltage Vf is the voltage required by the VCO 118 to produce the average or center frequency
- the voltage Vcp is the voltage Vf plus small modulations required to keep the phase of the VCO output in alignment with the data input signal, despite variations in the phase of the data input signal and variations in factors, such as supply voltage, which may try to change the VCO frequency.
- the phase detector 114 also detects the phase lock condition between the VCO output signal and the data input signal, by detecting when a large number of data transition pulses have all remained sufficiently fixed in phase that none has occurred during the rising edge of the 90° VCO signal. A signal indicating the phase lock condition so generated is fed to the disable input of the frequency detector 128 which is of no use once the phase lock condition has been established.
- the 0° VCO signal is fed from the VCO 118 to the output buffer 132 which provides a recovered clock signal from its output terminal. Also, the 0° VCO signal is fed to the clock terminal ck of the FF 116, to the D input terminal of which the data input signal is fed from the buffer 112. Once phase lock has been established, the rising edge of the 0° VCO signal is positioned close to midway between the data transitions. The FF 116 samples the data input signal at the center of each data bit to provide recovered data from its Q output terminal.
- the output signals of the inverters 214 and 220 are "high” and “low”, respectively.
- the VCO divider 230, the reference counter 226 and the VCO counter 228 are all enabled by the "low” at their respective reset inputs.
- the reference clock signal fed at the reference clock terminal 126 is forwarded through the AND gate 216 to the clock terminals ck of the reference counter 226 and the FF 222.
- the 0° VCO signal is divided by the VCO divider 230, for example by a factor of 16.
- the divided VCO signal of frequency f d (e.g., approximately 10 MHz) is forwarded through the AND gate 218 to the clock terminals ck of the VCO counter 228 and the FF 224.
- the reference counter 226 and the VCO counter 228 begin to count upward from their lowest state. If one counts at a different rate from the other, then the faster counter will begin to overtake the other slower counter.
- the control logic circuit 232 will detect this condition and will produce at its output terminal OUT1 an inhibit pulse INP1, which is latched by the FF 222 on the falling edge of the clock signal from AND gate 216.
- the latched inhibit signal from the Q output terminal of the FF 222 will inhibit the positive edge triggered reference counter 226 from advancing and will cause the AND gate 234 to produce the faster count charge pulse CHF with the same duration as the "high" phase of the reference clock signal fed at the terminal 126.
- the control logic circuit 232 will detect this condition and will produce at its output terminal OUT2 an inhibit pulse INP2 which is latched by the FF 224 on the falling edge of the divided VCO clock signal.
- Figure 6 shows this behaviour by means of a sequence of 10 key signals, first with the reference clock operating at a frequency 50% greater than the divided VCO clock, which results in the reference counter 226 being inhibited from counting and a faster pulse CHF being generated on every third reference clock pulse, then with the divided VCO clock operating at a frequency 50% greater than the reference clock, which results in the VCO counter 228 being inhibited from counting and a slower pulse CHS being generated on every third divided VCO clock pulse.
- This behaviour is represented by a clock phase diagram in Figure 7A where the relative clock phase is depicted in units of clock cycles or count difference, while the counter inhibit and charge pump pulses are depicted by the +1 and -1 arrows.
- inhibit pulses INP1 are generated to prevent the reference counter 226 from advancing at a faster average rate than that of the VCO counter 228, the frequency of these inhibit pulses thereby being the frequency difference Af between the reference frequency and the divided VCO frequency.
- a faster count charge pulse CHF is generated, producing an average charge pump output current to the capacitor 322 of the filter 124 which is positive and also proportional to the frequency difference Af. This charges the capacitor 322 and increases the VCO frequency in a decaying exponential manner toward the desired operating frequency.
- inhibit pulses INP2 are generated to prevent the VCO counter 228 from advancing at a faster average rate than that of the reference counter 226, the frequency of these inhibit pulses thereby being the frequency difference Af between the divided VCO frequency and the reference frequency.
- a slower count charge pulse CHS is generated, producing an average charge pump output current to the capacitor 322 which is negative and also proportional to the frequency difference ⁇ f. This discharges the capacitor 322 and reduces the VCO frequency in a decaying exponential manner toward the desired operating frequency.
- phase detector 114 When the phase detector 114 does not indicate that the phase-locked condition has been firmly established, either because of an improper or poor quality incoming digital data signal, or because there has been insufficient time to make the determination, it is beneficial for the phase and frequency detectors to work cooperatively to control the VCO frequency and phase because the average frequency must not be allowed to drift substantially, while an opportunity must be provided to lock to the phase of the data input signal. To do this, the phase detector 114 must not cause the divided VCO frequency to be pulled very far from the reference frequency, even with improper data, and the frequency detector 128 must not prevent phase lock even if the divided bit rate of the data input signal is slightly different from the reference frequency.
- the PLL allows both the phase detector 114 and the frequency detector 128 to act simultaneously to adjust the VCO control voltage by having both provide compatible charge pump control current outputs. Because the phase control must act quickly to control phase, the charge pump 120 supplies the primary control voltage Vcp directly to the VCO 118 and can cause rapid but limited amplitude variations in that voltage through the resistance provided by the FET 324 of the filter 124. Because the frequency control needs only to keep the average divided VCO frequency from varying excessively relative to the reference frequency, the voltage Vf is supplied by the charge pump 130 through the capacitor 322 of the filter 124. The capacitor 322 prevents the charge pump from immediately affecting phase but which over a period of time sums the charges from this charge pump current as well as those from the phase control charge pump current.
- the influence of the frequency detector 128 will normally be small because the data input signal will normally have a divided bit rate very close to the reference frequency.
- improper data without an inconsistent bit rate, or with a divided bit rate substantially different from the reference frequency will result in very little tendency to change the average VCO frequency, because such data will have transitions with substantially random phase positions relative to the VCO output over a period of time, hence the transitions which act to advance the VCO phase and to charge the capacitor 232 will be largely balanced by the transitions which act to retard the VCO phase and to discharge the capacitor 322.
- the phase detector 114 determines that an acceptable degree of phase lock has existed for a period of time sufficient for high probability of proper phase lock, there is no longer any need for the frequency detector 128 to continue to operate. Furthermore, the VCO divider 230 as well as the counters in the frequency detector 128 may consume a substantial amount of power, and the frequency detector 128 may occasionally generate charge pump pulses which will be of no benefit when the PLL is phase locked and may slightly increase unwanted jitter in the recovered clock signal. Therefore, the frequency detector 128 is disabled once phase lock has been firmly established by using the phase lock output from the phase detector 114 to reset all FFs, all counters and the divider of the VCO divider 230. Other more efficient means of verifying continuing proper bit rate and clock rate may be employed outside the PLL if there is sufficient likelihood of the data rate gradually changing to an unacceptable value.
Abstract
Description
Claims (13)
- A phase-locked loop (PLL) for providing a frequency controlled signal which is phase-locked with an input signal, the PLL comprising:a voltage controlled oscillator (VCO) for generating the frequency controlled signal and first and second VCO signals, in response to a VCO control signal fed thereto, the phase of the first VCO signal relating to the frequency controlled signal, the frequency of the second VCO signal relating to the frequency controlled signal;phase detection means for providing a first detection signal in response to the input signal and the first VCO signal, the first detection signal representing the phase difference between the input signal and the first VCO signal;frequency detection means for providing a second detection signal in response to a frequency reference signal and the second VCO signal, the second detection signal representing the frequency difference between the frequency reference signal and the second VCO signal; andcharge pump circuitry for generating first and second charge pump currents in response to the first and second detection signals, respectively, and integrating the first and second charge pump currents to provide the VCO control signal fed to the VCO, so that the frequency of the frequency controlled signal is controlled by the VCO and the frequency controlled signal is phase-locked with the input signal.
- The PLL of claim 1, wherein the charge pump circuitry comprises first and second charge pumps, the first charge pump generating the first charge pump current in response to the first detection signal, the second charge pump generating the second charge pump current in response to the second detection signal.
- The PLL of claims 1 or 2, wherein the charge pump circuitry further comprises filter means including capacitive and resistive elements, the capacitive element integrating the first and second charge pump currents to provide the VCO control signal, the resistive element limiting the amplitude modulation of the VCO control signal.
- The PLL of any one of claims 1 to 3, wherein the phase detection means comprises means for providing a phase lock indication signal when the frequency controlled signal is phase-locked with the input signal, the phase lock indication signal causing the frequency detection means to be disabled.
- The PLL of any one of claims 1 to 4, wherein the frequency detection means comprises frequency comparison means for determining when the frequency of the second VCO signal is different from that of the frequency reference signal.
- The PLL of claim 5, wherein the frequency comparison means comprises first and second frequency count means, the first frequency count means counting the frequency of the frequency reference signal, the second frequency count means counting the frequency of the second VCO signal.
- The PLL of claim 6, wherein the frequency comparison means further comprises decision means for determining whether the frequency of the second VCO signal is different from the frequency of the frequency reference signal, in response to the count results of the first and second count means.
- The PLL of claim 6, further including logic circuits for inhibiting frequency counting of the first frequency count means when the frequency of the second VCO signal is higher than the frequency of the frequency reference signal and for inhibiting frequency counting of the second frequency count means when the frequency of the second VCO signal is lower than the frequency of the frequency reference signal.
- The PLL of claim 7, wherein the frequency comparison means further comprises detection output means for providing charge pump control signals, in response to the determination by the decision means, the charge pump control signals causing current to be produced in proportion to the difference in the frequencies counted by the first and second frequency count means, the produced current varying the VCO control signal.
- The PLL of any of claims 6 to 9, wherein the first frequency count means comprises a first counter and the second frequency count means comprises a frequency divider and a second counter, the first counter counting the frequency of the frequency reference signal, the frequency divider dividing the frequency of the second VCO signal to provide a divided VCO frequency, the second counter counting the divided VCO frequency.
- The PLL of claim 9, wherein the detection output means comprises first and second output means for providing first and second output signals for controlling the charge pump, the first and second output signals being generated when the frequency of the divided signal is higher and lower than that of the frequency reference signal, respectively.
- The PLL of claim 10, wherein each of the first and second frequency counters comprises a binary counter.
- A method of providing a frequency controlled signal which is phase-locked with an input signal, by means of a phase-locked loop, PLL, characterised in that the PLL includes:a voltage controlled oscillator, VCO, (118) for generating the frequency controlled signal and first and second VCO signals, in response to a VCO control signal fed thereto, the phase of the first VCO signal relating to the frequency controlled signal, the frequency of the second VCO signal relating to the frequency controlled signal;phase detection means (114) for providing a first detection signal in response to the input signal and the first VCO signal, the first detection signal representing the phase difference between the input signal and the first VCO signal;frequency detection means (128) for providing a second detection signal in response to a frequency reference signal and the second VCO signal, the second detection signal representing the frequency difference between the frequency reference signal and the second VCO signal; andcharge pump circuitry (120) and (130) for generating first and second charge pump currents in response to the first and second detection signals, respectively, and integrating the first and second charge pump currents to provide the VCO control signal fed to the VCO (118), so that the frequency of the frequency controlled signal is controlled by the VCO (118) and the frequency controlled signal is phase-locked with the input signal.14. A clock or data recovery circuit including the PLL of any of claims 1 to 12.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US821149 | 1997-03-20 | ||
US08/821,149 US5818304A (en) | 1997-03-20 | 1997-03-20 | Phase-locked loop |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0866559A1 true EP0866559A1 (en) | 1998-09-23 |
EP0866559B1 EP0866559B1 (en) | 2005-02-16 |
Family
ID=25232648
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP98300516A Expired - Lifetime EP0866559B1 (en) | 1997-03-20 | 1998-01-26 | Phase-locked loop |
Country Status (6)
Country | Link |
---|---|
US (1) | US5818304A (en) |
EP (1) | EP0866559B1 (en) |
JP (1) | JPH10276086A (en) |
KR (1) | KR100545947B1 (en) |
CA (1) | CA2219079C (en) |
DE (1) | DE69829014T2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2343568A (en) * | 1998-11-06 | 2000-05-10 | Motorola Inc | Phase detector with frequency steering |
US6798858B1 (en) * | 2000-02-04 | 2004-09-28 | International Business Machines Corporation | Lock detector for delay or phase locked loops |
GB2401964B (en) * | 2003-05-22 | 2005-09-14 | Hitachi Ltd | Storage unit and circuit for shaping communication signal |
Families Citing this family (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6016331A (en) | 1997-08-05 | 2000-01-18 | Vlsi Technology, Inc. | Methods of synchronization, personal handy-phone system stations and phase lock loops |
US5944834A (en) * | 1997-09-26 | 1999-08-31 | International Business Machines Corporation | Timing analysis method for PLLS |
JP3024614B2 (en) * | 1997-10-24 | 2000-03-21 | 日本電気株式会社 | Semiconductor integrated circuit using variation compensation technology |
US6002279A (en) * | 1997-10-24 | 1999-12-14 | G2 Networks, Inc. | Clock recovery circuit |
US6526111B1 (en) * | 1998-11-23 | 2003-02-25 | Sigmatel, Inc. | Method and apparatus for phase locked loop having reduced jitter and/or frequency biasing |
US6643346B1 (en) * | 1999-02-23 | 2003-11-04 | Rockwell Scientific Company Llc | Frequency detection circuit for clock recovery |
JP2000278124A (en) * | 1999-03-26 | 2000-10-06 | Sanyo Electric Co Ltd | Pll circuit |
US6107890A (en) * | 1999-05-05 | 2000-08-22 | Nortel Networks Corporation | Digital phase comparator and frequency synthesizer |
US6377091B1 (en) * | 2000-02-04 | 2002-04-23 | Cadence Design Systems, Inc. | Mechanism for maintaining relatively constant gain in a multi-component apparatus |
US6392495B1 (en) * | 2000-06-15 | 2002-05-21 | Agere Systems Guardian Corp. | Frequency detector circuits and systems |
US6621360B1 (en) | 2002-01-22 | 2003-09-16 | Pmc-Sierra, Inc. | Extended frequency range voltage-controlled oscillator |
US7127017B1 (en) | 2002-07-19 | 2006-10-24 | Rambus, Inc. | Clock recovery circuit with second order digital filter |
US6781469B2 (en) | 2002-09-13 | 2004-08-24 | Mediatek Incorporation | Phase-locked loop having phase detector error signal reshaping and method thereof |
TW591896B (en) * | 2003-01-10 | 2004-06-11 | Mediatek Inc | Phase frequency detecting device for reducing glitch affection and the method of manufacturing the same |
US7049869B2 (en) * | 2003-09-02 | 2006-05-23 | Gennum Corporation | Adaptive lock position circuit |
US7126435B2 (en) * | 2003-09-23 | 2006-10-24 | Rambus Inc. | Voltage controlled oscillator amplitude control circuit |
US7277519B2 (en) * | 2003-12-02 | 2007-10-02 | Texas Instruments Incorporated | Frequency and phase correction in a phase-locked loop (PLL) |
CN101204012B (en) * | 2005-06-21 | 2012-08-29 | Nxp股份有限公司 | Phase-locked loop systems using adaptive low-pass filters in switched bandwidth feedback loops |
US7265635B2 (en) * | 2005-08-26 | 2007-09-04 | Seiko Epson Corporation | Method and apparatus for assisting pull-in of a phase-locked loop |
US20070247234A1 (en) * | 2006-04-04 | 2007-10-25 | Honeywell International Inc. | Method for mitigating single event effects in a phase locked loop |
US8705680B2 (en) * | 2006-06-29 | 2014-04-22 | Nippon Telegraph And Telephone Corporation | CDR circuit |
US7564280B2 (en) * | 2006-11-30 | 2009-07-21 | Broadcom Corporation | Phase locked loop with small size and improved performance |
US8213137B2 (en) * | 2008-11-24 | 2012-07-03 | Gilbert Fregoso | Solid state relay controller |
TWI456905B (en) * | 2011-11-03 | 2014-10-11 | Ncku Res & Dev Foundation | Clock and data recovery (cdr) architecture and phase detector thereof |
US10840919B1 (en) * | 2020-01-24 | 2020-11-17 | Texas Instruments Incorporated | Frequency domain-based clock recovery |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4590602A (en) * | 1983-08-18 | 1986-05-20 | General Signal | Wide range clock recovery circuit |
EP0402113A2 (en) * | 1989-06-07 | 1990-12-12 | International Business Machines Corporation | VCO frequency control circuit |
US5334951A (en) * | 1993-02-18 | 1994-08-02 | Northern Telecom Limited | Phase lock loops and methods for their operation |
EP0671829A2 (en) * | 1994-03-11 | 1995-09-13 | Fujitsu Limited | Clock regeneration circuit |
WO1996017435A1 (en) * | 1994-11-28 | 1996-06-06 | Curtin University Of Technology | Steered frequency phase locked loop |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA1175507A (en) * | 1983-05-30 | 1984-10-02 | Gordon C.K. Tsang | Frequency guided phase locked loop |
US5126692A (en) * | 1987-08-03 | 1992-06-30 | Western Digital Corporation | Variable frequency system having linear combination of charge pump and voltage controlled oscillator |
US5072195A (en) * | 1990-04-05 | 1991-12-10 | Gazelle Microcircuits, Inc. | Phase-locked loop with clamped voltage-controlled oscillator |
US5610560A (en) * | 1993-04-20 | 1997-03-11 | Rca Thomson Licensing Corporation | Oscillator with switched reactive elements |
US5339050A (en) * | 1993-04-27 | 1994-08-16 | National Semiconductor Corp. | Frequency synthesizing phase lock loop with unvarying loop parameters |
US5566204A (en) * | 1994-05-02 | 1996-10-15 | Raytheon Company | Fast acquisition clock recovery system |
US5491439A (en) * | 1994-08-31 | 1996-02-13 | International Business Machines Corporation | Method and apparatus for reducing jitter in a phase locked loop circuit |
JPH08251022A (en) * | 1995-03-10 | 1996-09-27 | Mitsubishi Electric Corp | Synthesizer |
US5646968A (en) * | 1995-11-17 | 1997-07-08 | Analog Devices, Inc. | Dynamic phase selector phase locked loop circuit |
CN102221915B (en) * | 2010-04-15 | 2013-04-24 | 昌硕科技(上海)有限公司 | Movable touch module and electronic device using same |
-
1997
- 1997-03-20 US US08/821,149 patent/US5818304A/en not_active Expired - Lifetime
- 1997-10-22 CA CA002219079A patent/CA2219079C/en not_active Expired - Fee Related
- 1997-11-14 KR KR1019970059990A patent/KR100545947B1/en not_active IP Right Cessation
-
1998
- 1998-01-22 JP JP10010358A patent/JPH10276086A/en active Pending
- 1998-01-26 EP EP98300516A patent/EP0866559B1/en not_active Expired - Lifetime
- 1998-01-26 DE DE69829014T patent/DE69829014T2/en not_active Expired - Lifetime
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4590602A (en) * | 1983-08-18 | 1986-05-20 | General Signal | Wide range clock recovery circuit |
EP0402113A2 (en) * | 1989-06-07 | 1990-12-12 | International Business Machines Corporation | VCO frequency control circuit |
US5334951A (en) * | 1993-02-18 | 1994-08-02 | Northern Telecom Limited | Phase lock loops and methods for their operation |
EP0671829A2 (en) * | 1994-03-11 | 1995-09-13 | Fujitsu Limited | Clock regeneration circuit |
WO1996017435A1 (en) * | 1994-11-28 | 1996-06-06 | Curtin University Of Technology | Steered frequency phase locked loop |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2343568A (en) * | 1998-11-06 | 2000-05-10 | Motorola Inc | Phase detector with frequency steering |
GB2343568B (en) * | 1998-11-06 | 2001-06-06 | Motorola Inc | Phase detector with frequency steering |
US6327319B1 (en) | 1998-11-06 | 2001-12-04 | Motorola, Inc. | Phase detector with frequency steering |
US6798858B1 (en) * | 2000-02-04 | 2004-09-28 | International Business Machines Corporation | Lock detector for delay or phase locked loops |
GB2401964B (en) * | 2003-05-22 | 2005-09-14 | Hitachi Ltd | Storage unit and circuit for shaping communication signal |
US7120736B2 (en) | 2003-05-22 | 2006-10-10 | Hitachi, Ltd. | Storage unit and circuit for shaping communication signal |
Also Published As
Publication number | Publication date |
---|---|
CA2219079A1 (en) | 1998-09-20 |
CA2219079C (en) | 2007-08-07 |
JPH10276086A (en) | 1998-10-13 |
DE69829014T2 (en) | 2005-06-30 |
EP0866559B1 (en) | 2005-02-16 |
KR19980079465A (en) | 1998-11-25 |
US5818304A (en) | 1998-10-06 |
KR100545947B1 (en) | 2006-03-23 |
DE69829014D1 (en) | 2005-03-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5818304A (en) | Phase-locked loop | |
US5015970A (en) | Clock recovery phase lock loop having digitally range limited operating window | |
US5977801A (en) | Self-resetting phase/frequency detector with reduced dead zone | |
KR100303897B1 (en) | Low-power jitter-compensated phase-locked loop and how to reduce power and maintain low jitter at the same time | |
US7372339B2 (en) | Phase lock loop indicator | |
US5870002A (en) | Phase-frequency lock detector | |
US5734301A (en) | Dual phase-locked loop clock synthesizer | |
US6259290B1 (en) | Delay locked loop having a mis-lock detecting circuit | |
US6005425A (en) | PLL using pulse width detection for frequency and phase error correction | |
US7183861B2 (en) | Circuits and methods for detecting phase lock | |
US6873669B2 (en) | Clock signal reproduction device | |
US6496554B1 (en) | Phase lock detection circuit for phase-locked loop circuit | |
US5276716A (en) | Bi-phase decoder phase-lock loop in CMOS | |
US6674824B1 (en) | Method and circuitry for controlling a phase-locked loop by analog and digital signals | |
EP2359469B1 (en) | A phase frequency detector | |
US6927635B2 (en) | Lock detectors having a narrow sensitivity range | |
Cheng et al. | A difference detector PFD for low jitter PLL | |
US6970047B1 (en) | Programmable lock detector and corrector | |
JPH09270704A (en) | Phase locked loop circuit | |
US7319350B2 (en) | Lock-detection circuit and PLL circuit using same | |
US6060953A (en) | PLL response time accelerating system using a frequency detector counter | |
JP2004120515A (en) | Phase-locked loop circuit | |
JP2917892B2 (en) | Semiconductor integrated circuit | |
US20040119544A1 (en) | Differential charge pump and phase locked loop having the same | |
US6690209B1 (en) | Phase detecting with parallel discharge paths |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): DE FR GB |
|
17P | Request for examination filed |
Effective date: 19990323 |
|
AKX | Designation fees paid |
Free format text: DE FR GB |
|
RBV | Designated contracting states (corrected) |
Designated state(s): DE FR GB |
|
RAP3 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: NORTEL NETWORKS CORPORATION |
|
17Q | First examination report despatched |
Effective date: 20000428 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: NORTEL NETWORKS LIMITED |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: NORTEL NETWORKS LIMITED |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REF | Corresponds to: |
Ref document number: 69829014 Country of ref document: DE Date of ref document: 20050324 Kind code of ref document: P |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
ET | Fr: translation filed | ||
26N | No opposition filed |
Effective date: 20051117 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: 732E Free format text: REGISTERED BETWEEN 20101230 AND 20110105 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: TP |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R082 Ref document number: 69829014 Country of ref document: DE Representative=s name: G. KOCH UND KOLLEGEN, DE |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R082 Ref document number: 69829014 Country of ref document: DE Representative=s name: G. KOCH UND KOLLEGEN, DE Effective date: 20120213 Ref country code: DE Ref legal event code: R081 Ref document number: 69829014 Country of ref document: DE Owner name: CIENA LUXEMBOURG S.A.R.L., LU Free format text: FORMER OWNER: NORTEL NETWORKS LTD., ST. LAURENT, CA Effective date: 20120213 Ref country code: DE Ref legal event code: R081 Ref document number: 69829014 Country of ref document: DE Owner name: CIENA LUXEMBOURG S.A.R.L., LU Free format text: FORMER OWNER: NORTEL NETWORKS LTD., ST. LAURENT, QUEBEC, CA Effective date: 20120213 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20140122 Year of fee payment: 17 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20140108 Year of fee payment: 17 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20140122 Year of fee payment: 17 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 69829014 Country of ref document: DE |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20150126 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20150801 Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20150126 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20150930 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20150202 |