EP0777319A1 - Operational amplifier having an adjustable frequency compensation - Google Patents
Operational amplifier having an adjustable frequency compensation Download PDFInfo
- Publication number
- EP0777319A1 EP0777319A1 EP95830500A EP95830500A EP0777319A1 EP 0777319 A1 EP0777319 A1 EP 0777319A1 EP 95830500 A EP95830500 A EP 95830500A EP 95830500 A EP95830500 A EP 95830500A EP 0777319 A1 EP0777319 A1 EP 0777319A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- operational amplifier
- compensation
- charge storage
- output
- amplifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/08—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements
- H03F1/083—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements in transistor amplifiers
- H03F1/086—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements in transistor amplifiers with FET's
Definitions
- This invention relates to an operational amplifier with adjustable frequency compensation, particularly with respect to closed-loop gain.
- the most common construction of an operational amplifier basically comprises two serially connected stages, namely a transconductance input stage and an amplifier output stage.
- the transfer function has a certain number of poles at certain frequencies, mainly due the presence of capacitances. With an operational amplifier, these are primarily parasitic capacitances internal of the circuit and loads connected to the amplifier output.
- Figure 1a shows, in deciBels and on a log scale, the open-loop gain pattern for an ideal operational amplifier as a function of the frequency f.
- the compensation circuit may either be provided outside the device or inside the amplifier.
- the compensation bock 4 consists in practice of a capacitive element C C , typically a capacitor having a capacitance in the range of a few pF to a few tens of pF, when internal, and of about 100 pF when external.
- This capacitor is adapted to control the value of the dominant pole, and possibly of the following poles in certain circuit configurations of the amplifier.
- the compensation capacitor C C connected to the intermediate node S between the input and output stages will vary the actual capacitance as seen from the aforementioned node, which is material to the determination of the main pole locations.
- CMOS complementary metal-oxide-semiconductor
- PMOS complementary metal-oxide-semiconductor
- bipolar type the MOS type
- the feedback determines gain values G2 close to one, such as where the fed-back amplifier is configured as a follower, only the compensated amplifier is stable.
- the gain axis should be visualized as shifted to the gain value G2.
- This problem is obviated in discrete element systems by using an external compensation capacitor which can be pluggeded in by the user according to the closed-loop gain value selected.
- an object of this invention is to provide an operational amplifier with monolithically integratable compensation.
- the output terminal is connected to the input terminal of the amplifier by a feedback network which provides a closed-loop gain value and the external signal generated by a logic circuit which also sets the closed-loop gain value.
- the value of the overall effective capacitance is caused to vary according to the gain value, and is in particular an inverse function of the gain value.
- FIG. 5 generally and schematically shown at 5 is an operational amplifier embodying this invention. Corresponding blocks and elements are denoted by the same references as used in the preceding figure relating to the prior art. Preferably, the operational amplifier is monolithically integrated.
- the compensation block 6 comprises a plurality of charge storage elements which are, of preference, compensation capacitors. Shown by way of example in Figure 4 are capacitors C C1 , C C2 , C CN .
- the number N of the compensation capacitors may be of a few units.
- the compensation capacitors C Cn are connected in parallel with one another and in series with a switch block 7.
- one terminal of the capacitors C Cn is connected to the output terminal OUT of the amplifier, and the other terminal to a first terminal of the switch block 7.
- a second terminal of the block 7 is connected to the input of the output stage 3.
- the layout of the capacitors and the block 7 could be reversed from that shown in the figure, so as to have said unconnected terminal of the compensation capacitors C Cn to the switch connected to the input of the output stage 3.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
Abstract
Description
- This invention relates to an operational amplifier with adjustable frequency compensation, particularly with respect to closed-loop gain.
- The operational amplifier is of the type which comprises a transconductance input stage and an amplifier output stage connected serially with each other to receive an input signal on at least one input terminal of the amplifier and generate an amplified signal on an output terminal of the amplifier. A compensation block is also provided across the output and the input of the output stage for frequency compensation purposes.
- Reference is made herein, by way of example and not of limitation, to unpredetermined-gain systems wherein the operational amplifier, specifically of the integrated type, is either part of a single monolithically integrated device or, preferably, a separate circuit element.
- As is well known, operational amplifiers are circuit elements of fundamental importance to electronic circuits, and are widely used in a variety of applications.
- The most common construction of an operational amplifier, to which this invention is related, basically comprises two serially connected stages, namely a transconductance input stage and an amplifier output stage.
- In applications, an external feedback circuit is often provided to couple at least one output of the amplifier to an input thereof.
- A frequency-oriented analysis of the transfer function of the
amplifier 1, that is of the mathematical law that governs the relationship between the input and output signals, enables the frequency-wise behavior and stability of the fed-back amplifier to be determined. For the purpose, it is necessary to consider the transfer function G(s), where s is the complex variable. By transfer function, we mean here the modulo of the transfer function, for which the term gain or transfer ratio will be used as being more appropriate. Reference will be made hereinafter to open-loop transfer functions, that is having no external feedback, as denoted by Gol(s), and to closed-loop functions G. - In connection with the stability problems of fed-back circuits, it is generally necessary at the designing stage that attention be paid to possible problems of frequency response therefron. The need for the fed-back amplifier to be a stable one, even at high frequencies and regardless of the external feedback, means in particular that an open-loop transfer function with suitably located poles and zeroes must be provided.
- It should be considered that the transfer function has a certain number of poles at certain frequencies, mainly due the presence of capacitances. With an operational amplifier, these are primarily parasitic capacitances internal of the circuit and loads connected to the amplifier output.
- The effects of a pole are, on the one side, a lowering circuit gain from its frequency value at a constant rate of decrease, and on the other side, the introduction of a phase shift, that is a phase change in the transfer function. Furthermore, an interaction with following poles enhances the effect on gain from the individual pole.
- Figure 1a shows, in deciBels and on a log scale, the open-loop gain pattern for an ideal operational amplifier as a function of the frequency f.
- Only the two main poles of the transfer function are shown for the amplifier, namely a first or dominant pole p1 at a low frequency f1 and a second or non-dominant pole p2 at a high frequency f2.
- As can be seen, the non-dominant pole p2 locates here at gain values of less than one in modulo. A closed-loop configuration, that is the case of the feedback loop being closed, will be considered. With a closed-loop gain Gcl of unity value, i.e.
- However, open-loop transfer functions usually exhibit the behaviour shown in Figure 1b, which is typical of an unstable fed-back system. Notice that the frequency f2, corresponding to the second pole, is in fact lower than the cutoff frequency ft of the open-loop gain function Gol. Thus, the combined effects of the two poles resulting, after the second pole, in a doubled rate of gain decrease and combined phase shifts, are felt before the gain value Gol has dropped down to unity. Accordingly, the fed-back system with gain close to one has a limited phase margin from 180°.
- The presence of further poles, not shown, at a higher frequency contributes toward making the fed-back amplifier even more unstable because of the phase margin being still more restricted.
- In the prior art, to obtain a desired pattern for the open-loop transfer function, effective to ensure the amplifier stability in the fed-back configuration, so-called compensation techniques have been used. These allow, in particular, the pole locations to be altered so as to bring the function profile close to that shown in Figure 1a.
- A compensation circuit, commonly consisting of a compensation capacitor, is introduced for the purpose, which allows at least one of the main poles to be shifted in frequency so as to re-locate it. The publication "The Monolithic Op Amp: a Tutorial Study", IEEE Solid-State Circuits, Vol. SC-9, December 1974, pages 314-332 provides a detailed description of that technique.
- The compensation circuit may either be provided outside the device or inside the amplifier.
- In general, a typical arrangement for an operational amplifier with compensation may be that shown in Figure 2.
- As previously mentioned, the amplifier, generally shown at 1, comprises two blocks placed serially between an input terminal IN and an output terminal OUT: an
input stage 2 and anoutput stage 3. Theblocks - For the purpose of frequency compensation, the operational amplifier further includes a
compensation block 4 connected between the input and the output of theoutput stage 3. - As shown in the figure, the
compensation bock 4 consists in practice of a capacitive element CC, typically a capacitor having a capacitance in the range of a few pF to a few tens of pF, when internal, and of about 100 pF when external. This capacitor is adapted to control the value of the dominant pole, and possibly of the following poles in certain circuit configurations of the amplifier. Basically, the compensation capacitor CC connected to the intermediate node S between the input and output stages, will vary the actual capacitance as seen from the aforementioned node, which is material to the determination of the main pole locations. - Among the most widely used compensation techniques are the so-called dominant pole ones, which provide for a downward shift of one pole to make it dominant, thereby allowing the gain to attain a unity value while the other poles are still ineffective, and the pole splitting techniques which utilize Miller's Effect. The effect of this technique on the transfer function is indeed a splitting one, that is of moving the poles, specifically the two main poles, away from each other. Accordingly, the transfer function will take, following compensation, a similar pattern to that shown in Figure 1a.
- Known in the art are several embodiments of frequency-compensated operational amplifiers using a variety of technologies of both the MOS type, such as CMOS, NMOS or PMOS, and the bipolar type.
- An operational amplifier compensated by conventional techniques of the kind just described has, however, certain drawbacks. Let us consider in particular, in connection with the present invention, applications wherein the amplifier is to operate with different feedbacks, or wherein the closed-loop gain is not predetermined univocally, due to fluctuations in the working parameters during its operation. Let us take, for example, the instance of electrical systems having discrete elements, wherein the operational amplifier forms a circuit by itself, useful in applications of the audio or telephone type where the feedback can be selected by the user. Also, in a fully integrated device, let us consider the utilization of so-called variable-gain operational amplifiers.
- Once the amplifier is designed and fabricated with preset compensation, and therefore, with the open-loop transfer function of the amplifier predetermined, the choice of the fed-back amplifier gain, or closed-loop gain, as determined by the external feedback and essentially by the resistance value applied in the feedback loop as previously explained, is restricted to a relatively narrow range of values.
- It should be borne in mind, in this respect, that in the design of fed-back operational amplifiers, special care is taken to maximize the width of the frequency band wherein the amplifier operates properly and is stable. The selection of certain closed-loop gain values clashes with the requirements for stability and a wide frequency response of the amplifier.
- To make this concept more easily understood, two discrete values of closed-loop gain for an amplifier having a predetermined compensation have been shown in Figure 3a. In Figure 3b, the same gain values are shown for an amplifier having no compensation or having reduced compensation with respect to the other figure. The numerical gain values are denoted by G1 and G2, with G1>G2 and G2 close to one. The respective frequencies at which the open-loop gain function is cut off are referenced f1a and f2a in Figure 3a, and f1b and f2b in Figure 3b. Also shown at f1', f2' and f1, f2 are the frequencies of the main poles.
- Where the feedback determines gain values G2 close to one, such as where the fed-back amplifier is configured as a follower, only the compensated amplifier is stable. To have matters better understood, the gain axis should be visualized as shifted to the gain value G2. The frequencies f2a and f2b would then become the cutoff frequencies. Since the frequency f2a precedes the frequency f2' of the non-dominant pole, i.e.
- On the other hand, where a particular application requires a high gain, this adversely affects the width of the frequency response. As can be gathered from a comparison of the two figures, for a gain of G1, the width of the response frequency band is too narrow at the higher frequencies, where compensation is used, and is wider for an amplifier with little compensation. It can be seen, in fact, that f1a is significantly less than f1b.
- Thus, depending on the particular compensation applied, for a particular choice of gain, one can incur stability problems, on the one side, and excessive constraint on the band and consequent loss of speed, on the other.
- This problem is obviated in discrete element systems by using an external compensation capacitor which can be pluggeded in by the user according to the closed-loop gain value selected.
- The underlying technical problem of this invention is to provide an operational amplifier which is frequency-adjustable for optimum performance in terms of speed of response and stability of the fed-back amplifier.
- In particular, an object of this invention is to provide an operational amplifier with monolithically integratable compensation.
- Furthermore, the amplifier should be uniquely versatile, and connectable by the user in a variety of systems, such as programmable systems.
- An operational amplifier with adjustable frequency compensation, preferably an integrated one, comprises a transconductance input stage and an amplifier output stage connected serially together between an input terminal and an output terminal of the operational amplifier. For the purpose of frequency compensation, moreover, a compensation block is connected across the input and the output of the output stage.
- According to the invention, the compensation block comprises a plurality of charge storage elements connected in parallel together ed in series to a switch block which selects a sub-plurality of said charge storage elements on the basis of an external signal of the amplifier. The selected charge storage elements jointly provide an overall effective capacitance for frequency compensation.
- In essence, for frequency compensation, the output terminal is connected to the input terminal of the amplifier by a feedback network which provides a closed-loop gain value and the external signal generated by a logic circuit which also sets the closed-loop gain value. The value of the overall effective capacitance is caused to vary according to the gain value, and is in particular an inverse function of the gain value.
- In practical embodiments, the charge storage elements comprise compensation capacitors. Advantageously, the invention is useful with conventional compensation techniques, such as techniques of the Miller type.
- This invention can be applied to systems wherein gain is neither predetermined nor predeterminable.
- Based on the solvent idea on which this invention stands, the technical problem is solved by an operational amplifier with adjustable frequency compensation of the type described previously and defined in the characterizing portions of
Claim 1 foll.. - The features and advantages of an operational amplifier according to this invention will be apparent from the description of embodiments thereof given by way of example and not of limitation with reference to the accompanying drawings.
- In the drawings:
- Figures 1a and 1b illustrate the open-loop gain function for a frequency-stable amplifier and an amplifier which has instability at the high frequencies, respectively;
- Figure 2 is a block diagram of a frequency compensated operational amplifier according to the prior art;
- Figures 3a and 3b illustrate, in terms of closed-loop gain, the drawbacks of the conventional operational amplifiers previously described, at two different compensation values;
- Figure 4 is a block diagram of an operational amplifier with adjustable compensation according to this invention;
- Figure 5 illustrates the regulating effect of the compensation according to the invention; and
- Figure 6 shows an embodiment of an operational amplifier according to the invention using a Miller type of compensation.
- Referring to Figure 4, generally and schematically shown at 5 is an operational amplifier embodying this invention. Corresponding blocks and elements are denoted by the same references as used in the preceding figure relating to the prior art. Preferably, the operational amplifier is monolithically integrated.
- The amplifier comprises, similar to the conventional construction previously discussed, a
transconductance input stage 2 and anamplifier output stage 3, connected serially with each other between at least one input terminal IN and an output terminal OUT. Preferably, theinput stage 2 is a differential type comprising a differential pair of input transistors, for example. The amplification factor -A1(f) shown indicates how much the input signal to theinput stage 2 is amplified at the stage output, as a function of frequency. Theoutput stage 3 is a gain stage having an amplification factor A2(f) and, preferably, an active gain element, such as a transistor, as explained hereinafter in connection with an exemplary embodiment. - To provide frequency compensation, a
compensation block 6 is connected across the input and the output of theoutput stage 3, that is across the output terminal OUT and an intermediate node between the twostages - According to this invention, the
compensation block 6 comprises a plurality of charge storage elements which are, of preference, compensation capacitors. Shown by way of example in Figure 4 are capacitors CC1, CC2, CCN. The number N of the compensation capacitors may be of a few units. The compensation capacitors CCn are connected in parallel with one another and in series with a switch block 7. In particular, as shown in the figure, one terminal of the capacitors CCn is connected to the output terminal OUT of the amplifier, and the other terminal to a first terminal of the switch block 7. A second terminal of the block 7 is connected to the input of theoutput stage 3. However, the layout of the capacitors and the block 7 could be reversed from that shown in the figure, so as to have said unconnected terminal of the compensation capacitors CCn to the switch connected to the input of theoutput stage 3. - Each compensation capacitor provides a compensation-effective capacitance value. This value may be the same or different for each capacitor.
- The switch block functions to select, based on a signal SEL, a sub-plurality N' of charge storage elements CCn and selectively connects them in parallel across the input and the output of the
output stage 3. The signal SEL is actually generated outside the circuit of the amplifier 5. - The selected charge storage elements CCn provide a combined effective capacitance Ctot for frequency compensation purposes.
- Where, for example, the effective capacitances of the individual elements CCn are all different, the switch block may select a single element having a predetermined effective capacitance. In this case, the overall capacitance will be determined by the specific element selected. Where the effective capacitance is the same for all elements, the overall compensation-effective capacitance will be dependent on a factor N', that is on the number of the selected capacitors. In general, a certain number of capacitors would be selected some of which may have the same value.
- The frequency compensation of an amplifier according to the invention may be varied to advantage. In essence, for frequency compensation, assume that the output terminal OUT of the amplifier 5 is feedback connected to the input terminal IN by a feedback network setting a value of Gcl for the closed-loop gain. The external signal SEL that controls the selection of the charge storage elements can be varied to suit this closed-loop gain value. Advantageously, the external signal SEL may be generated by a logic circuit which also sets the gain value. The overall effective capacitance value is preferably made to vary according to the gain value Gcl, it being in particular an inverse function of the gain value.
- The variable compensation effect with feedback according to the invention is obtained by changing the value of the effective compensation capacitance. It should be borne in mind that the variation in compensation corresponds to a shift in the cutoff frequency ft. Since the cutoff pulsation wt is proportional to the cutoff frequency ft but for the factor 2P, and given by
- The outcome of the preferred variation in the compensation capacitance that provides a variable compensation is shown in Figure 5.
- Shown are the open-loop gain functions for both the case, designated Gol, where no feedback is provided and the case where a few different feedbacks are applied which may be identified by the corresponding closed-loop gain value Gcl. By way of example, the open-loop gain functions corresponding to three different feedbacks are compared, in absolute value on a log scale, for gain values Gcl1, Gcl2, Gcl3, of 1, 3 and 10, respectively.
- Where no resistance is applied to the feedback, that is the output is shorted to the input, as is the case with the follower, then the gain is zero and the compensation selected at a maximum. Although the pass band is relatively narrow, stable operation of the fed-back amplifier is ensured. Conversely, for a high gain, extreme with the open loop, the overall effective compensation capacitance is selected at a low value.
- This allows a very high compensation band to be maintained, and therefore, the prior art problems described to be overcome. Thus, a sufficient bandwidth is ensured for each feedback selected. Advantageously, this also affords a high rate of amplifier frequency response for each operating condition.
- It should be borne in mind that each capacitor could be replaced with a different charge storage element or combination of different capacitive elements.
- The effective capacitance values, according to preferred embodiments of the invention, may be in the range of a few tens of pF.
- Preferably, the switch block 7 according to the invention comprises a plurality N of switches In, each connected in series with a respective charge storage element CCn.
- A circuit diagram of an operational amplifier 5 according to the invention will now be described with reference to Figure 6 for a pole-splitting type of compensation. The circuit is based on Miller's compensation principle.
- The following example relates in particular to circuits made with MOS, preferably CMOS, technology. Alternatively, the amplifier 5 could be made with an NMOS or PMOS technology, or a bipolar technology.
- First and second input terminals, IN- and IN+, represent inverting and non-inverting terminals, respectively, of the amplifier. An output terminal is designated OUT. The amplifier 5 input is connected to a
transconductance block 8 which has a tranconductance gmi and forms theinput stage 2, preferably of the differential type. Theoutput stage 3 has on its input an output transistor Tgmo of the NMOS type. - The
transconductance block 8 has a pair of input terminals "+" and "-" connected to the amplifier input terminals IN-and IN+, respectively, and an output terminal connected to an intermediate node S. Its equivalent output resistor, designated ri, is shown connected to the output of theblock 8. The output transistor Tgmo is connected in a common-source configuration with its source terminal to the ground terminal GND. Its drain terminal is connected directly to the output terminal OUT and to an output current generator IPO which forces a current flow through the transistor. The operation of the transistor Tgmo is controlled through a gate terminal connected to the intermediate node S, between theinput stage 2 and theoutput stage 3. Of course, the output transistor Tgmo could be replaced with an equivalent active gain element serving the same amplification function. - The
compensation block 6 comprises a pair of compensation capacitors CC and CC'. Although two compensation capacitors have been shown by way of example, a larger number N could be provided. In all cases, the compensation capacitors are connected in parallel between the drain of Tgmo and the intermediate node S. Connected in series with each compensation capacitor is a switch In which functions to allow the respective capacitor to be selected when in the closed state. Each switch is controlled by a control signal SELn, not shown in the figure, outside the circuit. In practice, the selected capacitor(s) will determine the actual compensation capacitance, and hence the pattern of the transfer function. The extent of the compensation provided can thus be varied. - According to the invention, therefore, the compensation value can be controlled for optimum performance both in terms of speed of response and stability of the fed-back amplifier, for any gain values.
- Within this invention, the operational amplifier may include an additional amplifier power stage connected across the gain output stage and the output terminal.
- It will be appreciated that many changes and modifications may be made unto the operational amplifier, frequency self-compensated with respect to closed-loop gain, described above within the scope of the invention as defined in the following claims.
Claims (8)
- An operational amplifier (5) with adjustable frequency compensation, of the type which comprises a transconductance input stage (2) and an amplifier output stage (3) connected serially with each other between an input terminal (IN) and an output terminal (OUT) of the operational amplifier, and at least one compensation block (6) connected across the input and the output of said output stage (3),
characterized in that said compensation block (6) comprisesa plurality (N) of charge storage elements (CCn) connected together in parallel and in series to a switch block (7) which selectively connects a sub-plurality (N') of said charge storage elements (CCn) across the input and the output of said output stage (3) on the basis of a signal (SEL) external to the amplifier (5). - An operational amplifier according to Claim 1, characterized in that said sub-plurality of selected charge storage elements (CCn) provide an overall effective capacitance (Ctot) for frequency compensation.
- An operational amplifier according to Claim 2, characterized in that said external signal (SEL) controlling the selection of said sub-plurality of charge storage elements (CCn) is variable according to a closed-loop gain value (Gcl) determined by an external feedback network applied between said output (OUT) and input (IN) terminals of the operational amplifier.
- An operational amplifier according to Claim 2, characterized in that each of said selected charge storage elements provides a different effective capacitance (Ceff), and said switch block (7) selects a single charge storage element (CCn) having a predetermined effective capacitance (Ceffn).
- An operational amplifier according to Claim 2, characterized in that said charge storage elements (CCn) provide the same effective capacitance value (Ceff).
- An operational amplifier according to Claim 1, characterized in that said charge storage elements (CCn) comprise compensation capacitors.
- An operational amplifier according to Claim 1, characterized in that said switch block (7) comprises a plurality (N) of switches (In), each connected in series with a respective one of the charge storage elements (CCn).
- An operational amplifier according to Claim 1, characterized in that it is made with CMOS technology.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP95830500A EP0777319B1 (en) | 1995-11-30 | 1995-11-30 | Operational amplifier having an adjustable frequency compensation |
DE69529828T DE69529828D1 (en) | 1995-11-30 | 1995-11-30 | Operational amplifier with controllable frequency compensation |
US08/757,384 US5825250A (en) | 1995-11-30 | 1996-11-27 | Operational amplifier having an adjustable frequency compensation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP95830500A EP0777319B1 (en) | 1995-11-30 | 1995-11-30 | Operational amplifier having an adjustable frequency compensation |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0777319A1 true EP0777319A1 (en) | 1997-06-04 |
EP0777319B1 EP0777319B1 (en) | 2003-03-05 |
Family
ID=8222069
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP95830500A Expired - Lifetime EP0777319B1 (en) | 1995-11-30 | 1995-11-30 | Operational amplifier having an adjustable frequency compensation |
Country Status (3)
Country | Link |
---|---|
US (1) | US5825250A (en) |
EP (1) | EP0777319B1 (en) |
DE (1) | DE69529828D1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002013378A2 (en) * | 2000-08-04 | 2002-02-14 | Microtune (Texas), L.P. | System and method for low-noise amplifier with a high frequency response |
EP2192687A3 (en) * | 2008-12-01 | 2010-06-16 | Micronas GmbH | Amplifier and amplifier switch with switched capacity |
WO2017194141A1 (en) * | 2016-05-12 | 2017-11-16 | Huawei Technologies Co., Ltd. | Tunable filter |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6333674B1 (en) | 2001-03-15 | 2001-12-25 | Kim Dao | Feedback stabilization apparatus and methods |
US6522199B2 (en) * | 2001-05-18 | 2003-02-18 | Rambus, Inc. | Reconfigurable dual-mode multiple stage operational amplifiers |
US6573794B1 (en) * | 2001-07-02 | 2003-06-03 | Analog Devices, Inc. | Operational amplifier |
US6677799B1 (en) | 2001-08-08 | 2004-01-13 | Analog Devices, Inc. | Integrator with high gain and fast transient response |
US7068098B1 (en) | 2002-11-25 | 2006-06-27 | National Semiconductor Corporation | Slew rate enhancement circuit |
US7605854B2 (en) * | 2004-08-11 | 2009-10-20 | Broadcom Corporation | Operational amplifier for an active pixel sensor |
US7560991B2 (en) * | 2006-02-21 | 2009-07-14 | Realtek Semiconductor Corp. | Dynamically compensated operational amplifier |
US7403064B2 (en) | 2006-03-16 | 2008-07-22 | Realtek Semiconductor Corp. | Dynamically accelerated operational amplifier and method thereof |
US7652533B2 (en) * | 2008-02-19 | 2010-01-26 | Himax Technologies Limited | Operation amplifier for improving slew rate |
CN101546986B (en) * | 2008-03-24 | 2011-12-14 | 奇景光电股份有限公司 | Operational amplifier capable of improving turnover |
TWI427920B (en) * | 2010-02-01 | 2014-02-21 | Novatek Microelectronics Corp | Coupling isolation method and operational amplifier using the same |
EP2772821B1 (en) * | 2013-02-27 | 2016-04-13 | ams AG | Low dropout regulator |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1984004421A1 (en) * | 1983-04-20 | 1984-11-08 | Hughes Aircraft Co | Circuit for effecting improved slew rate of operational amplifiers |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5140279A (en) * | 1990-12-03 | 1992-08-18 | Crystal Semiconductor Corporation | Slew rate enhanced linear amplifier |
US5363055A (en) * | 1993-03-15 | 1994-11-08 | General Electric Company | Photodiode preamplifier with programmable gain amplification |
-
1995
- 1995-11-30 EP EP95830500A patent/EP0777319B1/en not_active Expired - Lifetime
- 1995-11-30 DE DE69529828T patent/DE69529828D1/en not_active Expired - Lifetime
-
1996
- 1996-11-27 US US08/757,384 patent/US5825250A/en not_active Expired - Lifetime
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1984004421A1 (en) * | 1983-04-20 | 1984-11-08 | Hughes Aircraft Co | Circuit for effecting improved slew rate of operational amplifiers |
Non-Patent Citations (1)
Title |
---|
D.J. ALLSTOT W.C. BLACK JR: "A SUBSTRATE-REFERENCED DATA-CONVERSION ARCHITECTURE", IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, vol. 38, no. 10, October 1991 (1991-10-01), NEW YORK US, pages 1212 - 1217, XP000278320 * |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002013378A2 (en) * | 2000-08-04 | 2002-02-14 | Microtune (Texas), L.P. | System and method for low-noise amplifier with a high frequency response |
WO2002013378A3 (en) * | 2000-08-04 | 2003-05-22 | Microtune Texas Lp | System and method for low-noise amplifier with a high frequency response |
US6771124B1 (en) | 2000-08-04 | 2004-08-03 | Microtune (Texas), L.P. | System and method for low-noise amplifier with a high frequency response |
EP2192687A3 (en) * | 2008-12-01 | 2010-06-16 | Micronas GmbH | Amplifier and amplifier switch with switched capacity |
US8193856B2 (en) | 2008-12-01 | 2012-06-05 | Trident Microsystems (Far East) Ltd. | Amplifier and switched capacitor amplifier circuit |
WO2017194141A1 (en) * | 2016-05-12 | 2017-11-16 | Huawei Technologies Co., Ltd. | Tunable filter |
US10211811B2 (en) | 2016-05-12 | 2019-02-19 | Huawei Technologies Co., Ltd. | Tunable filter |
US10944383B2 (en) | 2016-05-12 | 2021-03-09 | Huawei Technologies Co., Ltd. | Tunable filter |
Also Published As
Publication number | Publication date |
---|---|
DE69529828D1 (en) | 2003-04-10 |
EP0777319B1 (en) | 2003-03-05 |
US5825250A (en) | 1998-10-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0777319B1 (en) | Operational amplifier having an adjustable frequency compensation | |
EP0777318B1 (en) | Frequency self-compensated operational amplifier | |
US7551033B2 (en) | Dynamic bandwidth compensating method and associated apparatus | |
US6891439B2 (en) | Circuit and a method for controlling the bias current in a switched capacitor circuit | |
US7170349B2 (en) | Low voltage broadband gain cell | |
US6879215B1 (en) | Synthetic circuit component and amplifier applications | |
CN101167031A (en) | Apparatus and method to compensate for effects of load capacitance on power regulator | |
US6137356A (en) | Operational amplifier with means for changing a resistance value of an active feedback element | |
US4786878A (en) | Low-frequency power amplifier, in particular of the integrated type | |
US4952891A (en) | Filter circuit with automatic tuning | |
KR100468358B1 (en) | Variable Gain Amplifier Having Improved Gain Slope Characteristic | |
US6043709A (en) | Transconductor for processing a very high frequency signal | |
EP0655831B1 (en) | High performance transconductance operational amplifier, of the CMOS integrated type | |
US20050253651A1 (en) | Stability compensation for adjustable gain amplifier | |
US6304067B1 (en) | Adding a laplace transform zero to a linear integrated circuit for frequency stability | |
US5028893A (en) | Switched capacitor filters with continuous time control | |
US5028884A (en) | Leapfrog filter having adjustable center frequency and quality factor | |
JPH051646B2 (en) | ||
US5438288A (en) | High differential output impedance setter | |
US5138279A (en) | Leapfrog filter | |
KR20040058853A (en) | liner channel select filter | |
US11799427B2 (en) | Amplifier capacitive load compensation | |
JP2002151985A (en) | Variable gain amplifier | |
US6031416A (en) | First and second order CMOS elementary cells for time-continuous analog filters | |
JPH06296118A (en) | Power amplifier |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): DE FR GB IT |
|
17P | Request for examination filed |
Effective date: 19971122 |
|
RAP3 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: STMICROELECTRONICS S.R.L. |
|
17Q | First examination report despatched |
Effective date: 20000128 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: BIETTI, IVAN Inventor name: CLERICI, GIANCARLO Inventor name: CASTELLO, RINALDO Inventor name: TOMASINI, LUCIANO |
|
AK | Designated contracting states |
Designated state(s): DE FR GB IT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20030305 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REF | Corresponds to: |
Ref document number: 69529828 Country of ref document: DE Date of ref document: 20030410 Kind code of ref document: P |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20030606 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
EN | Fr: translation not filed | ||
26N | No opposition filed |
Effective date: 20031208 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED. Effective date: 20051130 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20141024 Year of fee payment: 20 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: PE20 Expiry date: 20151129 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION Effective date: 20151129 |