EP0744683A1 - A constant voltage drop voltage regulator - Google Patents

A constant voltage drop voltage regulator Download PDF

Info

Publication number
EP0744683A1
EP0744683A1 EP95830216A EP95830216A EP0744683A1 EP 0744683 A1 EP0744683 A1 EP 0744683A1 EP 95830216 A EP95830216 A EP 95830216A EP 95830216 A EP95830216 A EP 95830216A EP 0744683 A1 EP0744683 A1 EP 0744683A1
Authority
EP
European Patent Office
Prior art keywords
voltage
output
regulator
mosfet
resistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP95830216A
Other languages
German (de)
French (fr)
Other versions
EP0744683B1 (en
Inventor
Antonio Rotta
Gianpaolo Montorfano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Italia SpA
Original Assignee
Bull HN Information Systems Italia SpA
Bull HN Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bull HN Information Systems Italia SpA, Bull HN Information Systems Inc filed Critical Bull HN Information Systems Italia SpA
Priority to DE1995608063 priority Critical patent/DE69508063T2/en
Priority to EP19950830216 priority patent/EP0744683B1/en
Publication of EP0744683A1 publication Critical patent/EP0744683A1/en
Application granted granted Critical
Publication of EP0744683B1 publication Critical patent/EP0744683B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05FSYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10Regulating voltage or current
    • G05F1/46Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/462Regulating voltage or current wherein the variable actually regulated by the final control device is dc as a function of the requirements of the load, e.g. delay, temperature, specific voltage/current characteristic
    • G05F1/465Internal voltage generators for integrated circuits, e.g. step down generators
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05FSYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10Regulating voltage or current
    • G05F1/46Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/56Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
    • G05F1/565Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor

Definitions

  • the present invention relates to a constant voltage drop voltage regulator, and in particular to a regulator for obtaining from a regulated supply voltage, whose regulation accuracy is retained, a voltage a fraction of a volt below the regulated voltage.
  • the technology of integrated circuits for data processing systems, in particular personal computers, is living a transition period in which, to provide high performance and increasingly higher operating frequencies, operating voltages are used which are set at non-standard values, in general operating voltages below 5V, which has long been standard for the supply voltage to integrated circuits with bipolar and CMOS technology.
  • a mixed solution is gaining acceptance wherein some components are supplied a first voltage and others are supplied a second voltage differring by fractions of a volt from the first.
  • the same component may be supplied two distinct voltages.
  • a typical value of the supply voltage in use today is 3.3V, but it is not infrequent for a voltage of 3.6V or 3.0V to be also used.
  • a first regulated voltage e.g. 5V
  • a central supply e.g. 5V
  • local DC/DC converters which generate the desired voltages of 3.6V, 3.3V, or else according to necessity.
  • linear or more properly “series” regulators have been used where the primary supply voltage exceeds by at least one volt the secondary voltage sought.
  • a secondary voltage can be obtained which may be just a fraction of a volt lower, e.g. of 4.5V from 5V and 3.3V from 3.6V, and has the same characteristics of absolute precision of regulation and ripple as the primary voltage through broad ranges of load variation and without introducing any appreciable regulation errors and noise into the output voltage.
  • a constant voltage drop voltage regulator which comprises, in lieu of the bipolar transistors (even in a Darlington configuration) used in linear or series regulators, a MOSFET device connected in series between the primary voltage and the load to be supplied a secondary voltage, and controlled to produce a predetermined constant voltage drop which is independent of the load and the primary supply voltage.
  • the MOSFET device is controlled by means detecting the voltage drop across the MOSFET (in practice, a fed-back differential amplifier) to generate a voltage signal related to the voltage drop and means comparing the voltage signal to a reference voltage (in practice, a second differential amplifier) to generate a control error signal applied to the control gate of the MOS device.
  • a fed-back differential amplifier to generate a voltage signal related to the voltage drop
  • a reference voltage in practice, a second differential amplifier
  • a voltage multiplier provides the voltage required to power the control circuits and bias the control gate of the MOSFET, even if the primary voltage available is on the order of few volts (2-5V). MOSFETs require, in fact, a bias voltage on the order of several volts.
  • a voltage regulator so constructed attains, even under a low load, a high conversion efficiency which is substantially equal to the ratio of the secondary voltage to the primary voltage, the power requirements of the control circuits being negligible.
  • the voltage regulator according to the present invention basically comprises:
  • the control circuit 5 amplifies the voltage received across the inputs 6, 7 and compares it to the reference voltage applied to the input 8 (and related to the output terminal 4).
  • the variation between the two voltages, as suitably amplified, is presented as an error signal on an output 10.
  • the voltage present on the output 10 is applied, via an output current limiter resistor 11, to the control gate of the MOSFET 1 and modulates the conductivity of the same according to the error.
  • the voltage drop across a MOSFET is resistive in nature and has a virtually null lower limit corresponding to an internal resistance (in MOSFETs for low voltages) on the order of ten milliohms.
  • the power supply of the control circuit which is to produce a control signal to the MOSFET at a level of positive voltage on the order of some volts (6-7), relative to the source electrode voltage of the MOSFET, is ensured by a conventional voltage multiplier circuit 12 being supplied the voltage V1.
  • the most appropriate multiplication ratio depends on the voltage V1; for example, if V1 is on the order of 3V (3.6 to 3V), a tripler is needed; if the voltage V1 is less than 3V, a quadrupler may be better.
  • An input capacitance 13 and output capacitance 14 of suitable value act as input and output voltage surge damping filters, contributing toward the regulating loop stability.
  • a diode 15 with the anode connected to the terminal 2 and the cathode connected to the terminal 4 provides power supply to the terminal 4 at a voltage equal to V1-VD (where, VD is the forward voltage drop across the diode 15) and precharge to the capacitance 14 during the starting up phase (Startup) of the supply system and the regulator.
  • This type of regulator allows a voltage V2 to be obtained between the terminal 4 and the conventional reference ground which is independent of the load, even with large variations of the same, between a minimum, practically of zero, and a maximum which is only limited by the power dissipable through the MOSFET 1.
  • the voltage V2 differs from the supply voltage V1 by a predetermined value enforced by the regulating circuit.
  • V2 has, in absolute value, the same precision characteristics as the voltage V1, and any variation in V1 reflects in V2.
  • Figure 2 shows in detail a wiring diagram of a preferred embodiment of the constant voltage drop voltage regulator.
  • the voltage multiplier 12 comprises am integrated circuit 23 commercially available as part MAX 861, four capacitances 16, 17, 18, 19, and three diodes 20, 21, 22, connected as shown in the Figure.
  • the integrated circuit which may be powered at a low voltage on the order of 3V, is supplied the voltage V1 and functions intrinsecally as a switch which periodically connects and disconnects one of its terminals, 24, from ground.
  • the two capacitances 16 and 18 are connected in parallel between the voltage V1 and ground and are charged at the voltage V1 (the capacitance 18 through the diode 21).
  • the two capacitances 16 and 18 are connected in series to each other and to the voltage V1 and a voltage of 3*V1 is present on the anode of the diode 22.
  • This voltage is applied to the capacitance 19 through the diode 22.
  • the capacitance 19 is then charged, by several close/open cycles of the switch to a value +VT very close to 3*V1 and available at an output terminal 25 of the voltage multiplier 12, as the auxiliary supply voltage of the control circuit 5.
  • the control circuit 5 comprises two differential amplifiers 26, 27, the resistors 28, 29, 30, 32 and two capacitances 33, 34.
  • the two amplifiers 26, 27 available in the form of a single integrated circuit as part LM 358 are supplied the voltage +VT generated by the voltage mulltiplier 12.
  • the non-inverting input of the amplifier 26 is connected to the terminal 2 via the resistor 28.
  • the inverting input is connected to the output terminal 4 of the constant voltage drop regulator via the resistor 29.
  • ⁇ V is the voltage applied to the inputs through the input resistors 28, 29, and corresponding to the drain-source voltage drop of the MOSFET 1
  • RF is the value of the resistor 30
  • R1 is the value of the resistor 29.
  • the capacitance 33 in parallel with the resistor 30 defines the amplifier cut off frequency and together with the capacitance 34, connected between the non-inverting input of the amplifier and ground ensures the regulating loop stability.
  • the output of the amplifier 26 is connected to the non-inverting input of the amplifier 27, which receives a reference voltage VREF on the inverting input.
  • the voltage VREF is generated by a Zener diode 9 with the anode connected to the source terminal of the MOSFET 1 and the cathode connected to the auxiliary supply voltage +VT through a resistor 31.
  • the gain A By suitably selecting the gain A, it becomes possible to obtain a suitable value A ⁇ V comparable to the Zener voltage of a Zener diode or equivalent device stable in temperature and on the order of 2.5-3V.
  • the error signal E1 can then vary practically between 0 and VT, as a function of very small variations of ⁇ V above or below a desired value, jointly defined by VZ/A.
  • the voltage of the error signal has adequate levels to control in a continuous manner the conductivity of the MOSFET such that the voltage drop ⁇ V is constant.
  • the regulating circuit described lends itself for an easy match of the voltage drop of the regulator to fill a variety of demands.
  • resistors R1 With a different value according to necessity and in the extreme to substitute an adjustable resistance potentiometer for a fixed value resistor (selected from R1 and RF).
  • the MOSFET 1 may be replaced by a plurality of MOSFET devices in parallel to increase the maximum power from the voltage regulator.
  • the gate electrodes of the MOSFETs are then connected to the emitter of the transistor, through a resistor of suitable value.
  • the Zener diode 9 may be replaced by a plurality of diodes in series, forward biased or by a reference voltage generating integrated circuit, such as the circuit known commercially as part TL431.
  • the collector is connected to the voltage source +VT and the emitter connected to ground and to the gate electrode of the MOSFETs through suitable resistors.
  • FIG. 3 shows by way of example a regulator which is similar to that shown in Figure 2 and incorporates some of the various modifications previously described, namely:
  • the collector is connected to the output terminal 4.
  • the base is connected to the output of the amplifier 27 via a resistor 54.

Abstract

A constant voltage drop voltage regulator for low power dissipation electronic systems which, from a first regulated supply voltage (V1) on the order of few volts, obtains a second regulated supply voltage (V2) (having the same regulating characteristics as the first in absolute value) a predetermined fraction of a volt lower than the first, by means of a MOSFET (1) in series between the input (2) and the output (4) of the regulator, the conductivity of the MOSFET (1) being varied by a control circuit (5) which is powered from a voltage multiplier (12) at a voltage (VT) multiple of the first voltage (V1), by comparison of the voltage drop due to the MOSFET (1) and suitably amplified with a predetermined reference voltage (VREF), the comparison error, as amplified with a high gain, being applied as a control signal to the gate electrode of the MOSFET (1).

Description

  • The present invention relates to a constant voltage drop voltage regulator, and in particular to a regulator for obtaining from a regulated supply voltage, whose regulation accuracy is retained, a voltage a fraction of a volt below the regulated voltage.
  • The technology of integrated circuits for data processing systems, in particular personal computers, is living a transition period in which, to provide high performance and increasingly higher operating frequencies, operating voltages are used which are set at non-standard values, in general operating voltages below 5V, which has long been standard for the supply voltage to integrated circuits with bipolar and CMOS technology.
  • This in order to reduce the power dissipated by integrated circuits and, therefore, power requirements.
  • Particularly for microprocessor systems, a mixed solution is gaining acceptance wherein some components are supplied a first voltage and others are supplied a second voltage differring by fractions of a volt from the first.
  • In some cases, the same component may be supplied two distinct voltages.
  • A typical value of the supply voltage in use today is 3.3V, but it is not infrequent for a voltage of 3.6V or 3.0V to be also used.
  • Applications at 2.7V and even 2.5V have been developed of late.
  • Quite often, the power to be supplied at this voltage is small, and the use of a central supply to output several voltages is economically impractical.
  • Thus, solutions are making their inroads wherein a first regulated voltage, e.g. 5V, generated by a central supply, is supplied to local DC/DC converters which generate the desired voltages of 3.6V, 3.3V, or else according to necessity.
  • Alternatively, linear or more properly "series" regulators have been used where the primary supply voltage exceeds by at least one volt the secondary voltage sought.
  • These solutions have several drawbacks:
    • The conversion efficiency is, both for linear regulators and DC/DC converters, comparatively low, perhaps of less than 70%.
    • No justification operations, or operations to check the functionality of the electronic system, can be carried out at different supply voltages within a range of the nominal working voltage, except by altering all the supply voltages to some extent.
    • It is neither easy nor economical to provide linear regulators for generating secondary voltages a fraction of a volt less than the primary voltage.
  • These limitations are overcome by the constant voltage drop voltage regulator whereby, from a regulated primary voltage, for example of 5V or 3.6V, a secondary voltage can be obtained which may be just a fraction of a volt lower, e.g. of 4.5V from 5V and 3.3V from 3.6V, and has the same characteristics of absolute precision of regulation and ripple as the primary voltage through broad ranges of load variation and without introducing any appreciable regulation errors and noise into the output voltage.
  • These results are obtained by a constant voltage drop voltage regulator which comprises, in lieu of the bipolar transistors (even in a Darlington configuration) used in linear or series regulators, a MOSFET device connected in series between the primary voltage and the load to be supplied a secondary voltage, and controlled to produce a predetermined constant voltage drop which is independent of the load and the primary supply voltage.
  • The MOSFET device is controlled by means detecting the voltage drop across the MOSFET (in practice, a fed-back differential amplifier) to generate a voltage signal related to the voltage drop and means comparing the voltage signal to a reference voltage (in practice, a second differential amplifier) to generate a control error signal applied to the control gate of the MOS device.
  • A voltage multiplier provides the voltage required to power the control circuits and bias the control gate of the MOSFET, even if the primary voltage available is on the order of few volts (2-5V). MOSFETs require, in fact, a bias voltage on the order of several volts.
  • A voltage regulator so constructed attains, even under a low load, a high conversion efficiency which is substantially equal to the ratio of the secondary voltage to the primary voltage, the power requirements of the control circuits being negligible.
  • Furthermore, compared to switching regulators, it has no minimum and maximum load restrictions, beyond which the regulating function fails, the maximum power supplied being only limited by problems of thermal dissipation.
  • Further advantages over regulators of the switching type are:
    • intrinsic following of the input voltage for both quasi-static variations and fast dynamic load, which makes the justifying operations feasible and simple;
    • possibility of regulating the voltage drop by varying the value of a resistor;
    • no generation of noise on the output voltage as caused by the voltage regulator.
  • The features and advantages of the invention will be more clearly apparent from the following description of a preferred embodiment and the accompanying drawings, in which:
    • Figure 1 shows, in block diagram form, a voltage regulator embodying the present invention;
    • Figure 2 shows a circuit diagram of a preferred embodiment of the regulator according to the present invention;
    • Figure 3 shows a modified embodiment of the regulator in Figure 2.
  • Referring to Figure 1, the voltage regulator according to the present invention basically comprises:
    • a field-effect power transistor or MOSFET 1, having an N-type channel, its drain electrode connected to the positive terminal 2 of a first DC voltage source V1 having a second terminal 3 connected to a reference ground, and source electrode connected to an output terminal 4 of the regulator;
    • a control circuit 5 with two signal inputs 6, 7 respectively connected to the terminals 2 and 4 to receive a voltage signal equal to the voltage drop across the drain and source of the MOSFET 1, and with a third signal input 8 for receiving a constant reference voltage VREF relative to the output voltage V2 of the regulator and generated by a reference voltage generating circuit 9 connected to the terminal 4; and
    • a voltage multiplier.
  • The control circuit 5 amplifies the voltage received across the inputs 6, 7 and compares it to the reference voltage applied to the input 8 (and related to the output terminal 4).
  • The variation between the two voltages, as suitably amplified, is presented as an error signal on an output 10.
  • The voltage present on the output 10 is applied, via an output current limiter resistor 11, to the control gate of the MOSFET 1 and modulates the conductivity of the same according to the error.
  • Unlike bipolar transistors, the voltage drop across a MOSFET is resistive in nature and has a virtually null lower limit corresponding to an internal resistance (in MOSFETs for low voltages) on the order of ten milliohms.
  • Therefore, it is possible to obtain a voltage drop across the MOSFET on the order of a fraction of a volt even with loads which vary virtually between 0A and tens of A, simply by controlling its conductivity.
  • The power supply of the control circuit, which is to produce a control signal to the MOSFET at a level of positive voltage on the order of some volts (6-7), relative to the source electrode voltage of the MOSFET, is ensured by a conventional voltage multiplier circuit 12 being supplied the voltage V1.
  • The most appropriate multiplication ratio depends on the voltage V1; for example, if V1 is on the order of 3V (3.6 to 3V), a tripler is needed; if the voltage V1 is less than 3V, a quadrupler may be better.
  • An input capacitance 13 and output capacitance 14 of suitable value act as input and output voltage surge damping filters, contributing toward the regulating loop stability.
  • A diode 15 with the anode connected to the terminal 2 and the cathode connected to the terminal 4 provides power supply to the terminal 4 at a voltage equal to V1-VD (where, VD is the forward voltage drop across the diode 15) and precharge to the capacitance 14 during the starting up phase (Startup) of the supply system and the regulator.
  • This type of regulator allows a voltage V2 to be obtained between the terminal 4 and the conventional reference ground which is independent of the load, even with large variations of the same, between a minimum, practically of zero, and a maximum which is only limited by the power dissipable through the MOSFET 1.
  • The voltage V2 differs from the supply voltage V1 by a predetermined value enforced by the regulating circuit.
  • It, therefore, is apparent that V2 has, in absolute value, the same precision characteristics as the voltage V1, and any variation in V1 reflects in V2.
  • It, therefore, is possible to carry out in an easy manner operations of justification of an electronic system being supplied the combined voltages V1 and V2.
  • Figure 2 shows in detail a wiring diagram of a preferred embodiment of the constant voltage drop voltage regulator.
  • The components of FIgure 2 which are functionally equivalent to those of Figure 1 are denoted by the same reference numerals.
  • In Figure 2, the voltage multiplier 12 comprises am integrated circuit 23 commercially available as part MAX 861, four capacitances 16, 17, 18, 19, and three diodes 20, 21, 22, connected as shown in the Figure.
  • The integrated circuit, which may be powered at a low voltage on the order of 3V, is supplied the voltage V1 and functions intrinsecally as a switch which periodically connects and disconnects one of its terminals, 24, from ground.
  • When the switch is closed, the two capacitances 16 and 18 are connected in parallel between the voltage V1 and ground and are charged at the voltage V1 (the capacitance 18 through the diode 21).
  • When the switch is open, the two capacitances 16 and 18 are connected in series to each other and to the voltage V1 and a voltage of 3*V1 is present on the anode of the diode 22.
  • This voltage is applied to the capacitance 19 through the diode 22.
  • The capacitance 19 is then charged, by several close/open cycles of the switch to a value +VT very close to 3*V1 and available at an output terminal 25 of the voltage multiplier 12, as the auxiliary supply voltage of the control circuit 5.
  • The control circuit 5 comprises two differential amplifiers 26, 27, the resistors 28, 29, 30, 32 and two capacitances 33, 34.
  • The two amplifiers 26, 27 available in the form of a single integrated circuit as part LM 358 are supplied the voltage +VT generated by the voltage mulltiplier 12.
  • The non-inverting input of the amplifier 26 is connected to the terminal 2 via the resistor 28.
  • The inverting input is connected to the output terminal 4 of the constant voltage drop regulator via the resistor 29.
  • The resistor 30 connected between the inverting input and the output of the amplifier 26 defines together with the resistor 29 the gain of the amplifier, which functions as a voltage follower with a gain A defined by equation Eo=(RF+R1)/R1.AV=A.ΔV
    Figure imgb0001
    , where Eo is the output voltage from the amplifier as referred to the voltage (V1-ΔV) applied to the inverting input through the resistor 29.
  • ΔV is the voltage applied to the inputs through the input resistors 28, 29, and corresponding to the drain-source voltage drop of the MOSFET 1, RF is the value of the resistor 30 and R1 is the value of the resistor 29.
  • The capacitance 33 in parallel with the resistor 30 defines the amplifier cut off frequency and together with the capacitance 34, connected between the non-inverting input of the amplifier and ground ensures the regulating loop stability.
  • The output of the amplifier 26 is connected to the non-inverting input of the amplifier 27, which receives a reference voltage VREF on the inverting input.
  • The voltage VREF is generated by a Zener diode 9 with the anode connected to the source terminal of the MOSFET 1 and the cathode connected to the auxiliary supply voltage +VT through a resistor 31.
  • The closing of the Zener current back toward ground, independently of the load, is ensured by a resistor 35 connected between the output terminal 4 and ground.
  • Calling VZ the Zener voltage evidently is with reference to the voltage (V1-ΔV): VREF=VZ
    Figure imgb0002
    .
  • At the output of the amplifier 27, not inversely fed back and hence with a very high intrinsic gain A1, there is a voltage E1=A1(AΔV-VZ)
    Figure imgb0003
    which is applied to the control gate of the MOSFET 1 via the resistor 32.
  • By suitably selecting the gain A, it becomes possible to obtain a suitable value AΔV comparable to the Zener voltage of a Zener diode or equivalent device stable in temperature and on the order of 2.5-3V.
  • The error signal E1 can then vary practically between 0 and VT, as a function of very small variations of ΔV above or below a desired value, jointly defined by VZ/A.
  • The voltage of the error signal has adequate levels to control in a continuous manner the conductivity of the MOSFET such that the voltage drop ΔV is constant.
  • In addition, the regulating circuit described lends itself for an easy match of the voltage drop of the regulator to fill a variety of demands.
  • In fact, since ΔV=VZ/A
    Figure imgb0004
    and the gain A is defined by (RF+R1)/R1
    Figure imgb0005

    by varying the value of RF (resistor 30) or R1 (resistor 29) it becomes possible to set ΔV without the reference voltage generator requiring alteration or replacement.
  • In particular, it becomes possible to use resistors R1 with a different value according to necessity and in the extreme to substitute an adjustable resistance potentiometer for a fixed value resistor (selected from R1 and RF).
  • Figure 2 only illustrates a preferred embodiment and it is apparent that many changes may be made.
  • For example, the MOSFET 1 may be replaced by a plurality of MOSFET devices in parallel to increase the maximum power from the voltage regulator. In this case it may be best to control the gate electrode of the MOSFETs with the intermediary of a bipolar transistor of the PNP type in an emitter follower configuration with the emitter connected to the voltage source +VT through a resistor of suitable value, the collector connected to the output terminal 4 (or to ground) and the base connected to the output of the amplfier 27 through a resistor of suitable value.
  • The gate electrodes of the MOSFETs are then connected to the emitter of the transistor, through a resistor of suitable value.
  • In this case to ensure a current circulation path from the collector of the transistor toward ground, also in the absence of a load on the regulator output it is necessary that the terminal 4 be connected to ground through a resistor of suitable value (possibly the same resistor 35 which ensures circulation of the zener current).
  • As a further modification, the Zener diode 9 may be replaced by a plurality of diodes in series, forward biased or by a reference voltage generating integrated circuit, such as the circuit known commercially as part TL431.
  • It would also be possible to use a transistor of the NPN type, again in an emitter follower configuration.
  • In this case the collector is connected to the voltage source +VT and the emitter connected to ground and to the gate electrode of the MOSFETs through suitable resistors.
  • Figure 3 shows by way of example a regulator which is similar to that shown in Figure 2 and incorporates some of the various modifications previously described, namely:
    • two MOSFETs 1A, 1B instead of one MOSFET,
    • a plurality of forward biased diodes 91, 92, 93,
    • a transistor 50 of the PNP type, in an emitter follower configuration, with the emitter connected to the voltage +VT through a resistor 51 and to the gate electrode of the MOSFETs through a resistor 52.
  • The collector is connected to the output terminal 4.
  • The base is connected to the output of the amplifier 27 via a resistor 54.
  • The other circuit elements are functionally identical with those in Figure 2 and denoted by the same reference numerals.

Claims (6)

  1. A constant voltage drop voltage regulator for obtaining, from a first regulated voltage (V1) applied to an input (2) of said regulator, a second voltage (V2) lower than said first voltage (V1) and differring by a predetermined value therefrom, said second voltage (V2) being available at an output (4) of said regulator, comprising:
    - a MOSFET transistor (1) with an N-type channel and the drain electrode connected to said input (2) and the source electrode connected to said output (4),
    - a first means (5,26) connected to said input (2) and said output (4) to generate a voltage signal proportional to the voltage drop across said input and said output,
    - a generator of reference voltage (9) relative to the voltage at said output (4),
    - a second means (5,27) connected to said first means (5,26) and said reference voltage generator (9) to generate an error signal having a voltage related to the error between said voltage signal and said reference voltage (VREF), and
    - a third means (11,32,54,50,52) for applying said error signal to the gate electrode of said MOSFET (1).
  2. The voltage regulator of Claim 1, wherein said first regulated voltage is on the order of some volts and said second voltage differs with said first voltage by fractional volts, comprising a voltage multiplier (12) which is supplied said first voltage (V1) to generate an auxiliary voltage (VT) being a multiple of said first voltage (V1), said first and second means (5) and said reference voltage generator (9) being supplied said auxiliary voltage (VT).
  3. The voltage regulator of Claim 2, wherein said first means (5) comprises a first operational amplifier (26) operated as a voltage follower with gain, being input said voltage drop across said input (2) and output (4), and said second means (5) comprises a differential amplifier (27) having an inverting input connected to said reference voltage generator (9) to receive said reference voltage (VREF) and a non-inverting input connected to the output of said operational amplifier (26).
  4. The voltage regulator of Claim 3, wherein said third means comprises a current limiting resistor (11) for connecting the output of said differential amplifier (27) to the gate electrode of said MOSFET (1).
  5. The voltage regulator of Claim 3, wherein said third means comprises a transistor of the PNP type (50) in an emitter follower configuration with the emitter being connected to said auxiliary voltage (VT) via a first resistor (51), the collector connected to the output (4) of said regulator and the base connected, via a second resistor (54), to the output of said differential amplifier (27), the emitter being also connected, via a third resistor (52), to the gate electrode of said MOSFET.
  6. The voltage regulator of Claim 3, wherein said third means comprises a transistor of the NPN type in an emitter follower configuration with the collector connected to said auxiliary voltage, the emitter connected to ground via a first resistor, and the base connected, via a second resistor, to the output of said differential amplifier, the emitter being also connected, via a third resistor, to the gate electrode of said MOSFET.
EP19950830216 1995-05-22 1995-05-22 A constant voltage drop voltage regulator Expired - Lifetime EP0744683B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
DE1995608063 DE69508063T2 (en) 1995-05-22 1995-05-22 Constant voltage drop voltage regulator
EP19950830216 EP0744683B1 (en) 1995-05-22 1995-05-22 A constant voltage drop voltage regulator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP19950830216 EP0744683B1 (en) 1995-05-22 1995-05-22 A constant voltage drop voltage regulator

Publications (2)

Publication Number Publication Date
EP0744683A1 true EP0744683A1 (en) 1996-11-27
EP0744683B1 EP0744683B1 (en) 1999-03-03

Family

ID=8221929

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19950830216 Expired - Lifetime EP0744683B1 (en) 1995-05-22 1995-05-22 A constant voltage drop voltage regulator

Country Status (2)

Country Link
EP (1) EP0744683B1 (en)
DE (1) DE69508063T2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7498778B2 (en) 2002-09-16 2009-03-03 International Rectifier Corporation ORing circuit
WO2011048492A3 (en) * 2009-10-20 2011-07-21 Energy Micro AS Ultra low power regulator
GB2481494A (en) * 2010-06-25 2011-12-28 Micrel Inc A series load switch FET operating in or near saturation to improve efficiency and input noise rejection
CN109412433A (en) * 2018-12-14 2019-03-01 中国电子科技集团公司第四十三研究所 A kind of linear regulation circuit and method of adjustment suitable for three road output switch power sources

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102019135535A1 (en) * 2019-12-20 2021-06-24 Forschungszentrum Jülich GmbH Device for providing a regulated output voltage, use, chip and method

Non-Patent Citations (7)

* Cited by examiner, † Cited by third party
Title
"UTILISER LA POST-REGULATION SYNCHRONE", ELECTRONIQUE, no. 41, PARIS FR, pages 82, XP000474955 *
BRICE C: "LOW DROP OUT MOSFET VOLTAGE REGULATOR", MOTOROLA TECHNICAL DEVELOPMENTS, vol. 13, 1 July 1991 (1991-07-01), pages 82 - 84, XP000259232 *
DINSMORE D ET AL: "REGULATOR CIRCUIT GENERATES BOTH 3.3V AND 5V OUTPUTS FROM 3.3V OR 5V TO RUN COMPUTERS AND RS232", EDN ELECTRICAL DESIGN NEWS, vol. 38, no. 12, pages 163 - 164, XP000382990 *
FRANK GOODENOUGH: "TINY IC PLUS FET BUILDS "SUPER LDO" REGULATOR", ELECTRONIC DESIGN, vol. 42, no. 5, 7 March 1994 (1994-03-07), HASBROUCK HEIGHTS, NEW JERSEY US, pages 45 - 49, XP000441323 *
FRANKE M: "ZERO-DROP-SPANNUNGSREGLER", RADIO FERNSEHEN ELEKTRONIK, vol. 40, no. 7, 1 January 1991 (1991-01-01), pages 389, XP000235733 *
NIEDRA J M: "ANALOG SYNTHESIZED FAST-VARIABLE LINEAR LOAD", AEROSPACE POWER SYSTEMS, BOSTON, AUG. 4 - 9, 1991, vol. 1, 4 August 1991 (1991-08-04), INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, pages 93 - 97, XP000280433 *
WONG J: "SPANNUNGSREGLER MIT MINIMALER VERLUSTLEISTUNG OPTIMAL FUER ANWENDUNGEN IN BATTERIEBETRIEBENEN GERAETEN", ELEKTRONIK, vol. 40, no. 12, 11 June 1991 (1991-06-11), pages 96, 98 - 102, XP000234722 *

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7498778B2 (en) 2002-09-16 2009-03-03 International Rectifier Corporation ORing circuit
WO2011048492A3 (en) * 2009-10-20 2011-07-21 Energy Micro AS Ultra low power regulator
US20120200270A1 (en) * 2009-10-20 2012-08-09 Energy Micro AS Ultra Low Power Regulator
GB2481494A (en) * 2010-06-25 2011-12-28 Micrel Inc A series load switch FET operating in or near saturation to improve efficiency and input noise rejection
US8378658B2 (en) 2010-06-25 2013-02-19 Micrel, Inc. Load swtch for removing high frequency ripple, noise and/or spikes while providing power to subsystems
CN109412433A (en) * 2018-12-14 2019-03-01 中国电子科技集团公司第四十三研究所 A kind of linear regulation circuit and method of adjustment suitable for three road output switch power sources
CN109412433B (en) * 2018-12-14 2023-10-24 中国电子科技集团公司第四十三研究所 Linear adjusting circuit and adjusting method suitable for three-way output switching power supply

Also Published As

Publication number Publication date
EP0744683B1 (en) 1999-03-03
DE69508063D1 (en) 1999-04-08
DE69508063T2 (en) 1999-08-05

Similar Documents

Publication Publication Date Title
US6509722B2 (en) Dynamic input stage biasing for low quiescent current amplifiers
US6956429B1 (en) Low dropout regulator using gate modulated diode
US7161338B2 (en) Linear voltage regulator with an adjustable shunt regulator-subcircuit
US7285942B2 (en) Single-transistor-control low-dropout regulator
US6225857B1 (en) Non-inverting driver circuit for low-dropout voltage regulator
US7893671B2 (en) Regulator with improved load regulation
TW533644B (en) Semiconductor integrated circuit device and contact-less electronic device
US7358708B2 (en) Linear voltage regulator
GB2267003A (en) Current-limiting cicuit and constant voltage source therefor; current regulator
US4158804A (en) MOSFET Reference voltage circuit
GB2356991A (en) Frequency compensation for negative feedback amplifier for low drop-out voltage regulators
US9893618B2 (en) Voltage regulator with fast feedback
US20060097709A1 (en) Linear voltage regulator
EP1523702B1 (en) Capacitive feedback circuit
US5488329A (en) Stabilized voltage generator circuit of the band-gap type
EP0112443A1 (en) Reference voltage generating circuit
EP0744683B1 (en) A constant voltage drop voltage regulator
US4556805A (en) Comparator circuit having hysteresis voltage substantially independent of variation in power supply voltage
US5789971A (en) Protection circuit and method for power transistors, voltage regulator using the same
US5229708A (en) Integrable shunt regulator
US11687111B2 (en) Reference generator using FET devices with different gate work functions
US7034618B2 (en) Temperature compensating circuit
US3419789A (en) High precision dc voltage regulator
GB2226664A (en) Shunt voltage regulator
US3735242A (en) Series voltage regulator wherein an fet supplies a constant current reference voltage to a differential comparator

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19960322

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB IT

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: BULL HN INFORMATION SYSTEMS ITALIA S.P.A.

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB IT

REF Corresponds to:

Ref document number: 69508063

Country of ref document: DE

Date of ref document: 19990408

ITF It: translation for a ep patent filed

Owner name: JACOBACCI & PERANI S.P.A.

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20010427

Year of fee payment: 7

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20010511

Year of fee payment: 7

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20010525

Year of fee payment: 7

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20020522

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20021203

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20020522

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20030131

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 20050522