EP0718741A3 - Voltage regulator for an output driver with reduced output impedance - Google Patents
Voltage regulator for an output driver with reduced output impedance Download PDFInfo
- Publication number
- EP0718741A3 EP0718741A3 EP95309306A EP95309306A EP0718741A3 EP 0718741 A3 EP0718741 A3 EP 0718741A3 EP 95309306 A EP95309306 A EP 95309306A EP 95309306 A EP95309306 A EP 95309306A EP 0718741 A3 EP0718741 A3 EP 0718741A3
- Authority
- EP
- European Patent Office
- Prior art keywords
- voltage
- output
- limited
- circuit
- disclosed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45479—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/462—Regulating voltage or current wherein the variable actually regulated by the final control device is dc as a function of the requirements of the load, e.g. delay, temperature, specific voltage/current characteristic
- G05F1/465—Internal voltage generators for integrated circuits, e.g. step down generators
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45479—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
- H03F3/45632—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit
- H03F3/45744—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit by offset reduction
- H03F3/45766—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit by offset reduction by using balancing means
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45454—Indexing scheme relating to differential amplifiers the CSC comprising biasing means controlled by the input signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45466—Indexing scheme relating to differential amplifiers the CSC being controlled, e.g. by a signal derived from a non specified place in the dif amp circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45504—Indexing scheme relating to differential amplifiers the CSC comprising more than one switch
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45508—Indexing scheme relating to differential amplifiers the CSC comprising a voltage generating circuit as bias circuit for the CSC
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Logic Circuits (AREA)
Abstract
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US360229 | 1994-12-20 | ||
US08/360,229 US5548241A (en) | 1994-12-20 | 1994-12-20 | Voltage reference circuit using an offset compensating current source |
US414103 | 1995-03-31 | ||
US08/414,103 US5576656A (en) | 1994-12-20 | 1995-03-31 | Voltage regulator for an output driver with reduced output impedance |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0718741A2 EP0718741A2 (en) | 1996-06-26 |
EP0718741A3 true EP0718741A3 (en) | 1996-07-03 |
EP0718741B1 EP0718741B1 (en) | 2003-05-14 |
Family
ID=27000817
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP95309306A Expired - Lifetime EP0718741B1 (en) | 1994-12-20 | 1995-12-20 | Voltage regulator for an output driver with reduced output impedance |
Country Status (3)
Country | Link |
---|---|
US (1) | US5576656A (en) |
EP (1) | EP0718741B1 (en) |
DE (1) | DE69530748T2 (en) |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3462104B2 (en) * | 1998-12-11 | 2003-11-05 | 株式会社東芝 | Programmable impedance circuit and semiconductor device |
US20010020842A1 (en) * | 1999-01-28 | 2001-09-13 | Mitchel Beck | Voltage regulator |
US6232803B1 (en) * | 1999-05-13 | 2001-05-15 | Kabushiki Kaisha Toshiba | Tightly controlled output level CMOS-PECL driver |
US6316987B1 (en) * | 1999-10-22 | 2001-11-13 | Velio Communications, Inc. | Low-power low-jitter variable delay timing circuit |
JP2001320243A (en) * | 2000-05-12 | 2001-11-16 | Sony Corp | Bias circuit and radio communication equipment using the same |
US6545929B1 (en) * | 2000-08-31 | 2003-04-08 | Micron Technology, Inc. | Voltage regulator and data path for a memory device |
US6590433B2 (en) * | 2000-12-08 | 2003-07-08 | Agere Systems, Inc. | Reduced power consumption bi-directional buffer |
US6693469B2 (en) | 2001-05-01 | 2004-02-17 | Lucent Technologies Inc. | Buffer interface architecture |
US6657906B2 (en) * | 2001-11-28 | 2003-12-02 | Micron Technology, Inc. | Active termination circuit and method for controlling the impedance of external integrated circuit terminals |
FR2834805B1 (en) * | 2002-01-17 | 2004-07-16 | St Microelectronics Sa | CURRENT OR VOLTAGE GENERATOR HAVING A TEMPERATURE STABLE OPERATING POINT |
CN101359899B (en) * | 2002-09-10 | 2011-02-09 | 日本电气株式会社 | Thin film semiconductor device and manufacturing method |
US7583484B2 (en) * | 2003-08-20 | 2009-09-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Circuit and method for ESD protection |
US7019553B2 (en) * | 2003-12-01 | 2006-03-28 | Micron Technology, Inc. | Method and circuit for off chip driver control, and memory device using same |
US20060158224A1 (en) * | 2005-01-14 | 2006-07-20 | Elite Semiconductor Memory Technology, Inc. | Output driver with feedback slew rate control |
US7215579B2 (en) | 2005-02-18 | 2007-05-08 | Micron Technology, Inc. | System and method for mode register control of data bus operating mode and impedance |
WO2007020539A1 (en) * | 2005-08-17 | 2007-02-22 | Nxp B.V. | Current limiter circuit |
US7307477B2 (en) * | 2006-02-08 | 2007-12-11 | Texas Instruments Incorporated | Apparatus and method for affecting operation of a signal treating device |
US20090174470A1 (en) * | 2008-01-09 | 2009-07-09 | Winbond Electronics Corp. | Latch-up protection device |
US7977931B2 (en) | 2008-03-18 | 2011-07-12 | Qualcomm Mems Technologies, Inc. | Family of current/power-efficient high voltage linear regulator circuit architectures |
IT1400576B1 (en) * | 2010-06-17 | 2013-06-14 | St Microelectronics Grenoble 2 | INTEGRATED CIRCUIT WITH DEVICE TO CHANGE THE VALUE OF AN OPERATING PARAMETER OF AN ELECTRONIC CIRCUIT AND WITH THE SAME ELECTRONIC CIRCUIT. |
CN103106916B (en) * | 2012-12-21 | 2016-09-28 | 上海华虹宏力半导体制造有限公司 | Memorizer and reading circuit, a kind of comparison circuit |
DE102016207714B4 (en) * | 2016-05-04 | 2018-08-23 | Dialog Semiconductor (Uk) Limited | Voltage regulator with current reduction mode and corresponding method |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0427557A1 (en) * | 1989-11-10 | 1991-05-15 | Fujitsu Limited | An amplifier circuit |
US5047706A (en) * | 1989-09-08 | 1991-09-10 | Hitachi, Ltd. | Constant current-constant voltage circuit |
US5162668A (en) * | 1990-12-14 | 1992-11-10 | International Business Machines Corporation | Small dropout on-chip voltage regulators with boosted power supply |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5361003A (en) * | 1993-01-14 | 1994-11-01 | Micron Semiconductor, Inc. | Adjustable buffer driver |
US5444397A (en) * | 1994-10-05 | 1995-08-22 | Pericom Semiconductor Corp. | All-CMOS high-impedance output buffer for a bus driven by multiple power-supply voltages |
-
1995
- 1995-03-31 US US08/414,103 patent/US5576656A/en not_active Expired - Lifetime
- 1995-12-20 DE DE69530748T patent/DE69530748T2/en not_active Expired - Fee Related
- 1995-12-20 EP EP95309306A patent/EP0718741B1/en not_active Expired - Lifetime
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5047706A (en) * | 1989-09-08 | 1991-09-10 | Hitachi, Ltd. | Constant current-constant voltage circuit |
EP0427557A1 (en) * | 1989-11-10 | 1991-05-15 | Fujitsu Limited | An amplifier circuit |
US5162668A (en) * | 1990-12-14 | 1992-11-10 | International Business Machines Corporation | Small dropout on-chip voltage regulators with boosted power supply |
Non-Patent Citations (1)
Title |
---|
"ON-CHIP VOLTAGE REGULATORS WITH IMPROVED RIPPLE REJECTION", IBM TECHNICAL DISCLOSURE BULLETIN, vol. 32, no. 10a, April 1990 (1990-04-01), NEW YORK US, pages 26 - 28, XP000083250 * |
Also Published As
Publication number | Publication date |
---|---|
EP0718741B1 (en) | 2003-05-14 |
US5576656A (en) | 1996-11-19 |
DE69530748T2 (en) | 2004-03-11 |
DE69530748D1 (en) | 2003-06-18 |
EP0718741A2 (en) | 1996-06-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0718741A3 (en) | Voltage regulator for an output driver with reduced output impedance | |
EP0718977A3 (en) | Output driver circuitry with selectable limited output high voltage | |
EP0718744A3 (en) | Adjustable current source | |
EP0718739A3 (en) | Voltage reference circuit using an offset compensating current source | |
HK1013371A1 (en) | Off-chip driver with voltage regulated predrive | |
US4942309A (en) | High side driver MOS circuit | |
JP3919323B2 (en) | Internal voltage supply circuit for semiconductor devices | |
EP0986177A3 (en) | Semiconductor integrated circuit apparatus | |
EP0718740A3 (en) | Dynamically controlled voltage reference circuit | |
CA2145358A1 (en) | Circuit for controlling the voltages between well and sources of mos logic transistors, and system for slaving the power supply | |
EP0595330A2 (en) | Charge pump circuit | |
KR930007053A (en) | Drive circuit for rectified inductive load | |
KR940023026A (en) | Input buffer using cathode | |
DE69214327D1 (en) | CMOS output buffer circuit | |
US5010256A (en) | Gate output driver using slew-rate control | |
KR960043524A (en) | Output buffering device | |
EP0735687A3 (en) | Output driver with programmable drive characteristics | |
JP3429812B2 (en) | CMOS three-state buffer circuit and control method thereof | |
KR960019309A (en) | Semiconductor integrated circuit, signal transmission method and signal transmission system | |
KR920005479A (en) | MOS driver circuit | |
JP4145410B2 (en) | Output buffer circuit | |
US8115469B2 (en) | Driver circuit | |
KR100331257B1 (en) | Delay circuit with constant delay | |
US20020181310A1 (en) | Semiconductor memory device internal voltage generator and internal voltage generating method | |
EP0647944A2 (en) | Output circuit for multibit-outputting memory circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR GB IT |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): DE FR GB IT |
|
17P | Request for examination filed |
Effective date: 19961211 |
|
RAP3 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: STMICROELECTRONICS, INC. |
|
17Q | First examination report despatched |
Effective date: 19990824 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Designated state(s): DE FR GB IT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED. Effective date: 20030514 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REF | Corresponds to: |
Ref document number: 69530748 Country of ref document: DE Date of ref document: 20030618 Kind code of ref document: P |
|
ET | Fr: translation filed | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20040102 Year of fee payment: 9 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20040217 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20041208 Year of fee payment: 10 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20041215 Year of fee payment: 10 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20050701 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20051220 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20051220 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20060831 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20060831 |