EP0692099A1 - Phase testing device - Google Patents
Phase testing deviceInfo
- Publication number
- EP0692099A1 EP0692099A1 EP95908896A EP95908896A EP0692099A1 EP 0692099 A1 EP0692099 A1 EP 0692099A1 EP 95908896 A EP95908896 A EP 95908896A EP 95908896 A EP95908896 A EP 95908896A EP 0692099 A1 EP0692099 A1 EP 0692099A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- phase
- test
- conductor
- test circuit
- microcontroller
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R23/00—Arrangements for measuring frequencies; Arrangements for analysing frequency spectra
- G01R23/02—Arrangements for measuring frequency, e.g. pulse repetition rate; Arrangements for measuring period of current or voltage
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R29/00—Arrangements for measuring or indicating electric quantities not covered by groups G01R19/00 - G01R27/00
- G01R29/18—Indicating phase sequence; Indicating synchronism
Definitions
- the invention relates to a phase test device, in particular for medium and high voltage networks, with a Maisiereinrich ⁇ device, a test circuit that can be connected to an internal power source, and a display device for displaying a phase or phase inequality.
- the known phase testers of this type are two-pole testers.
- the contacting device has two test electrodes, each of which is arranged at one end of an insulating rod.
- One of these two isolating rods carries the test circuit, the internal current source and the display device.
- the other test rod is connected to the test circuit via a connecting line. This connecting line complicates the use of such phase test devices.
- the object of the invention is therefore to create an improved phase test device. This problem is solved by a phase test device with the features of claim 1.
- the single-pole design of the phase test device according to the invention considerably improves handling and is also advantageous for safety reasons.
- the single-pole Formation of the phase tester that the two conductors, the voltages of which are to be compared with respect to their phase position, can only be contacted one after the other in time. Thanks to the simulation device for the phase position of the voltage of the first contacted conductor beyond the contacting time, the test circuit can compare the phase position of the voltage of the subsequently contacted conductor with the phase position of the first contacted conductor and, based on this comparison, control the display device accordingly.
- the test circuit contains a microcontroller that performs the functions of the simulation device and the comparison device.
- the test circuit contains a microcontroller that performs the functions of the simulation device and the comparison device.
- the test circuit preferably has input electronics which, at the inputs of the microcontroller, apply logic signals for the presence of a voltage signal from the test electrode, the supply voltage for the test circuit and the display device, and a square-wave signal synchronized with the zero crossings of the voltage signal generated by the test electrode .
- a manually operable switch for connecting the test circuit to the internal current source and a switch-off device which switches off the current source when it is at the input for a predetermined period of time are expediently provided the test circuit has no voltage signal.
- the microcontroller preferably also performs the function of the shutdown device.
- the functionality of the phase test device can also be tested, which is in front of everyone ability of the phase test device to be tested, which is necessary before each phase test.
- the microcontroller can have a memory with a test program, which is called up by closing the manually operable switch.
- the test circuit has a device by means of which the frequency, preferably several times at predetermined time intervals, is measured both during the contacting of the first conductor and the contacting of the second conductor and which interrupts the phase test in the event that the measured Frequencies are outside a predetermined frequency range.
- a device of the test circuit for determining the frequency change is preferably also present both during the contacting of the first conductor and during the contacting of the second conductor. This device also causes the phase test to be terminated in the event that the difference between the two frequency change rates is greater than a predetermined value.
- the microcontroller can also perform the functions of all of these devices.
- Fig. 5 shows the state diagram of the embodiment
- a phase test device for medium and high voltage networks by means of which it can be determined whether the voltages of two conductors in such a network are in phase or different in phase, has, as shown in FIG. 1, at the upper end of a selective tip 1 which eliminates interference field inclusions and contains in its interior, for example, a safety resistance chain, a test electrode 2, by means of which the conductors to be tested are contacted.
- An insulating rod 3 can be coupled to the lower end of the selective tip 1, the lower end of which carries an insulating handle 4.
- Two screens 5 and 6 are arranged on the insulating rod 4 in such a way that they mark the protective distance or the area which must not be overlapped.
- a radially protruding support arm 7 is fixed thereon, the downward-angled end section of which carries a housing 8.
- this housing contains input electronics 9, a microcontroller 10 and a battery, which are electrically connected to the lower end of the safety resistance chain.
- a front plate 11 (FIG. 2) forming the underside of the housing 8 bears a manually operable switch 12 as well as a yellow light-emitting diode 13, a green light-emitting diode 14 and a red light-emitting diode 15.
- the input electronics 9, the microcontroller 10 and the three diodes are connected to the battery.
- the switch 12 can also be controlled electronically so that it can be brought into its non-conductive state by the microcontroller 10.
- the input electronics 9 generate a logic one signal based on the voltage signal of the test electrode 2, provided that the conductor contacted by the test electrode 2 is live. Furthermore, the input electronics 9 generate a logic one signal when the supply voltage of the battery is sufficient for the phase test device to operate properly. Finally, the input electronics 9 generate a square-wave signal due to the zero crossings of the voltage supplied by the test probe. 3, this square-wave signal is applied to two inputs of the microcontroller 10. Two other inputs are connected to the outputs of the input electronics 9 for the two logic signals. The LEDs 13 to 15 are each connected to one of the outputs of the microcontroller 10. Another output leads to switch 12.
- a function test is first carried out.
- a test program is called up from a memory of the microcontroller 10.
- the yellow light-emitting diode 13 lights up when the phase tester referred to below as the phase tester is fully functional and ready for operation.
- the lighting up of the yellow light-emitting diode 13 also represents the request to the user of the phase tester to contact the first conductor with the test electrode 2. If the first conductor carries an AC voltage, then the input electronics 9 generate a logic one signal. In addition, it generates the square-wave voltage already mentioned, its rising edges with the zero crossing from the negative to the positive half-wave and its falling edges with the Zero crossing from the positive to the negative half-wave are synchronized.
- a timer is started which determines the duration for twenty periods of the alternating voltage, on the basis of which the frequency f n is determined. If this frequency f n is greater than 50.1 Hz or less than 49.9 Hz, the microcontroller 10 terminates the entire measurement. The yellow light-emitting diode 13, which has gone out at the start of contacting the first conductor, now lights up again. If, on the other hand, the frequency f ⁇ lies within the frequency range mentioned, a second frequency measurement is carried out two seconds after the end of the first frequency measurement. Here too, the frequency f is determined from the period of twenty periods.
- This frequency is then also checked by the microcontroller 10 whether it lies outside or within the permissible frequency range. In the former case, the microcontroller 10 stops the measurement, in the latter case the frequency change that may be present is determined. If it is greater than 3 mHz per second, the microcontroller 10 stops the measurement. If it lies within this value, then the yellow light-emitting diode 13 starts to flash, which means that the user is now asked to contact the second conductor.
- the course of its alternating voltage is simulated by the microcontroller 10, at least with regard to the zero crossings. This simulation is continued by simulation even after the contact has ended.
- the operator is prompted by a flashing of the yellow light-emitting diode 13 to contact the second conductor. If this contact is not made within a predetermined period of time, which in the exemplary embodiment is 10 seconds, the measurement is terminated. If the contact is made within the predetermined time voltage and the second conductor carries an alternating voltage, then the frequency is determined twice from the period of twenty periods, as with the first conductor, at intervals of 2 seconds. It is also checked whether the measured frequency is within the permissible frequency range. The frequency change is also determined and compared with the permissible limit value.
- the microcontroller 10 then, due to the phase position of the alternating voltage of the first conductor, which it simulates, for example with the aid of an oscillating circuit, and the phase position of the voltage of the second conductor Phase shift determined. If this phase shift is smaller than a predetermined limit value, which in the exemplary embodiment is 30 °, the green light-emitting diode 14 lights up because it can then be assumed that the two conductors belong to the same phase of the network. However, if the phase shift is greater than the limit value, the red light-emitting diode 15 lights up as a sign that the two conductors belong to different phases of the network. This display ends after two seconds. The yellow light-emitting diode 13 then lights up again, as a sign that the next test can be carried out. If an AC voltage signal is not present again at the input of the microcontroller 10 within a minute, the switch 12 is opened.
- a predetermined limit value which in the exemplary embodiment is 30 °
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)
- Measuring Phase Differences (AREA)
- Developing Agents For Electrophotography (AREA)
- Inorganic Insulating Materials (AREA)
- Pyrane Compounds (AREA)
- Testing Electric Properties And Detecting Electric Faults (AREA)
Abstract
Description
Claims
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE4403059 | 1994-02-02 | ||
DE4403059A DE4403059C1 (en) | 1994-02-02 | 1994-02-02 | Single-pole phase testing device for MV and HV networks |
PCT/EP1995/000376 WO1995021385A1 (en) | 1994-02-02 | 1995-02-02 | Phase testing device |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0692099A1 true EP0692099A1 (en) | 1996-01-17 |
EP0692099B1 EP0692099B1 (en) | 2002-11-20 |
Family
ID=6509224
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP95908896A Expired - Lifetime EP0692099B1 (en) | 1994-02-02 | 1995-02-02 | Phase testing device |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0692099B1 (en) |
AT (1) | ATE228251T1 (en) |
DE (2) | DE4403059C1 (en) |
WO (1) | WO1995021385A1 (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4403059C1 (en) * | 1994-02-02 | 1995-06-01 | Pfisterer Elektrotech Karl | Single-pole phase testing device for MV and HV networks |
DE19631807C1 (en) * | 1996-08-07 | 1997-08-28 | Beha C Gmbh | Determination of direction of field rotation in three-phase network |
DE19713282C1 (en) * | 1997-03-29 | 1998-08-20 | Ralf Knobloch | Single pole phase test unit determining rotation and phase of three-phase AC mains |
FI102699B1 (en) * | 1997-08-27 | 1999-01-29 | Ensto Sekko Oy | Method and apparatus for measuring phase sequence and direction of rotation of a three-phase system |
CN102590645B (en) * | 2011-12-21 | 2014-07-23 | 上海东润供电实业有限公司 | Phase testing method for alternating current high-voltage power supply circuit by using single-pole phase testing device |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2230116B1 (en) * | 1973-05-14 | 1976-11-12 | Thomson Csf | |
JPS526571A (en) * | 1975-07-04 | 1977-01-19 | Ryosaku Sudo | Phase checker |
US4751653A (en) * | 1986-08-25 | 1988-06-14 | American Standard Inc. | Fault detector for a three-phase alternating current supply |
FR2621698B1 (en) * | 1987-10-08 | 1990-03-02 | Fameca Sa | PHASE MATCHING DETECTION DEVICE IN A POLYPHASE TYPE POWER SUPPLY SYSTEM |
DE4403059C1 (en) * | 1994-02-02 | 1995-06-01 | Pfisterer Elektrotech Karl | Single-pole phase testing device for MV and HV networks |
-
1994
- 1994-02-02 DE DE4403059A patent/DE4403059C1/en not_active Expired - Fee Related
-
1995
- 1995-02-02 WO PCT/EP1995/000376 patent/WO1995021385A1/en active IP Right Grant
- 1995-02-02 EP EP95908896A patent/EP0692099B1/en not_active Expired - Lifetime
- 1995-02-02 AT AT95908896T patent/ATE228251T1/en not_active IP Right Cessation
- 1995-02-02 DE DE59510461T patent/DE59510461D1/en not_active Expired - Lifetime
Non-Patent Citations (1)
Title |
---|
See references of WO9521385A1 * |
Also Published As
Publication number | Publication date |
---|---|
ATE228251T1 (en) | 2002-12-15 |
DE4403059C1 (en) | 1995-06-01 |
DE59510461D1 (en) | 2003-01-02 |
EP0692099B1 (en) | 2002-11-20 |
WO1995021385A1 (en) | 1995-08-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3332386A1 (en) | ELECTRICAL TESTING DEVICE OF A VEHICLE COMBINATION INSTRUMENT | |
EP3696557B1 (en) | Method and equipment for determining the elements of a dielectric replacement circuit for insulating an electrical system | |
DE3151261C2 (en) | ||
EP0692099A1 (en) | Phase testing device | |
DE102013013950A1 (en) | Method, measuring arrangement and measuring device for determining insulation resistances of individual cells of a high-voltage battery | |
EP0612412B1 (en) | Polarity testing process and device for electrolytic capacitors | |
DE3421829C2 (en) | ||
DE102021111858B3 (en) | Method and measuring device for determining a leakage current in an unearthed, single-phase AC power supply system | |
DE3404192C2 (en) | ||
EP0849601B1 (en) | Device and procedure for determining the sign of a phase shift between two electrical signals | |
DE102018106940A1 (en) | Measuring device, measuring system and method for distributed energy measurement | |
WO2004086069A1 (en) | Method for testing components of a circuit board | |
DE4207442A1 (en) | CURRENT METER AND METHOD FOR CALIBRATING THE SAME | |
DE10047648A1 (en) | Device for use in powerline communications or PLC systems has arrangement for implementing test mode whereby PLC device emits test signals irrespective of other components | |
DE19713282C1 (en) | Single pole phase test unit determining rotation and phase of three-phase AC mains | |
EP1003234B1 (en) | Method and apparatus for the determination of the open-circuit voltage of a battery | |
DE19826673C2 (en) | Tester and test method for electricity meters | |
BE1027538B1 (en) | Procedure for verifying phase assignments | |
DE3817659C2 (en) | ||
DE102006009360B3 (en) | Electronic circuit arrangement for determining phase sequence in three-phase supply network, has impedance connected with connection point, where current flow between another two connection points energizes e.g. light emitting diodes | |
DE3512912C2 (en) | ||
DE19518729A1 (en) | Battery cell parameter measuring device | |
DE2700081C3 (en) | Changeable test resistor | |
DE29705685U1 (en) | Single-pole phase tester for determining the direction of rotation and phase position | |
DE10216791A1 (en) | Alternating voltage phase comparison method in which a single pole phase comparator is used to count the number of cycles within a given time for each voltage, with a division remainder value determined to indicate phase shift |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 19950822 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LI LU MC NL PT SE |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: PFISTERER KONTAKTSYSTEME GMBH & CO. KG |
|
17Q | First examination report despatched |
Effective date: 20000302 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
111L | Licence recorded |
Free format text: 20020402 0100 CHAUVIN ARNOUX |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: PFISTERER KONTAKTSYSTEME GMBH & CO. KG |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LI LU MC NL PT SE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20021120 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRE;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.SCRIBED TIME-LIMIT Effective date: 20021120 Ref country code: IE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20021120 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20021120 Ref country code: GB Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20021120 |
|
REF | Corresponds to: |
Ref document number: 228251 Country of ref document: AT Date of ref document: 20021215 Kind code of ref document: T |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D Free format text: GERMAN |
|
REF | Corresponds to: |
Ref document number: 59510461 Country of ref document: DE Date of ref document: 20030102 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20030202 Ref country code: AT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20030202 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20030220 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20030220 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20030220 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20030228 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20030228 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20030228 Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20030228 |
|
ET | Fr: translation filed | ||
NLV1 | Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act | ||
GBV | Gb: ep patent (uk) treated as always having been void in accordance with gb section 77(7)/1977 [no translation filed] |
Effective date: 20021120 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20030529 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FD4D Ref document number: 0692099E Country of ref document: IE |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
26N | No opposition filed |
Effective date: 20030821 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20100210 Year of fee payment: 16 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20100104 Year of fee payment: 16 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: CD |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20111102 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 59510461 Country of ref document: DE Effective date: 20110901 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20110228 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20110901 |