EP0598147A1 - Current generating circuit - Google Patents
Current generating circuit Download PDFInfo
- Publication number
- EP0598147A1 EP0598147A1 EP92203508A EP92203508A EP0598147A1 EP 0598147 A1 EP0598147 A1 EP 0598147A1 EP 92203508 A EP92203508 A EP 92203508A EP 92203508 A EP92203508 A EP 92203508A EP 0598147 A1 EP0598147 A1 EP 0598147A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- current
- generating circuit
- source
- voltage
- steady
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/26—Current mirrors
- G05F3/267—Current mirrors using both bipolar and field-effect technology
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/26—Current mirrors
- G05F3/262—Current mirrors using field-effect transistors only
Definitions
- the present invention relates to a current generating circuit which includes a main current source able to generate a constant steady-state reference current from a steady-state reference voltage provided by a voltage source.
- Such a circuit is well known in the art, a current mirror circuit often being used to, for instance, provide the steady-state reference current to different stages of operational amplifiers of analog integrated circuits.
- the steady-state reference voltage used in the current generating circuit has to be independent from fluctuations of the power supply and of temperature and to this end the voltage source generating such a steady-state reference voltage generally uses a stable, supply and temperature independent current source.
- this has a negative impact on the lay-out complexity of an integrated circuit in which that current generating circuit is used and on the necessary chip area when the above current-source has to be incorporated on the integrated circuit.
- the above mentioned voltage source is for instance a band gap reference source, different embodiments of which are described in chapter A4.3.2 of the book “Analysis and design of analog integrated circuits” by Paul R. Gray and Robert G. Meyer and edited by John Wiley & Sons in 1977.
- An object of the invention is to provide a current generating circuit of the above type, but which is less complex and needs less area to be integrated on chip
- auxiliary current source and an output circuit to which said auxiliary and main current sources, at start-up, supply respective decreasing and increasing currents and which supplies current to said voltage source, said voltage source accordingly providing an increasing voltage at said start-up and said increasing voltage and current reaching said steady-state reference voltage and current respectively.
- the stable and, supply and temperature, independent current needed by the voltage source is thus provided by the current generating circuit.
- the circuit needs the auxiliary current source to start-up.
- the current provided by this source has however not to be very accurate or supply and temperature independent and is thus relatively simple to realize, provided of course that its working is disabled after start-up, at the latest when the nominal working point of the current generating circuit is reached, i.e. the point where it generates the steady-state reference current.
- Characteristic features of the current generating circuit according to the invention are that said output circuit is connected in series with the parallel connection of said main current source and said auxiliary current source which includes a current source generating said decreasing current at the junction point of said output circuit and said main current source, thereby realizing an output of said auxiliary current source, and a regulating stage also connected to said junction point to control said current source in such a way that it is disabled at the latest when said steady-state reference current is reached by said current generating circuit, that said regulating stage includes a branch in which the current generated by said current generating circuit is mirrored, that said regulating stage includes in said branch, between a first and a second power terminal, a cascade connection of a PMOS transistor and a resistor, the gate of said PMOS transistor being connected to said output of said auxiliary current source and the interconnection of said PMOS transistor and said resistor being connected to the base of a first npn transistor the emitter of which is connected to said second power terminal and that said current source includes a second npn transistor the
- the regulating circuit controls the current source to generate the decreasing current and disables the source when a predetermined value is exceeded i.e. at the latest when the steady-state reference current is generated by the current generating circuit. It does so based on the current flowing in the mentioned branch.
- said main current source includes the cascade connection of a grounded resistor and an npn transistor at the base of which a base voltage derived from said increasing and said steady-state reference voltage is applied at start-up and nominal working respectively and that said base voltage is applied to the base of said npn transistor via a pnp transistor the emitter of which is connected to the base of said npn transistor, said increasing and steady-state reference voltage being applied to the base of said pnp transistor at start-up and nominal working respectively, thereby making the current generating circuit temperature independent.
- the current generating circuit shown in the figure has two voltage supply terminals V1 and V2 which provide a negative and a positive voltage respectively and a ground terminal. It includes a current mirror circuitry CM which is connected between V1 and V2 in series, on the one hand with a main current source MCR, and on the other hand with an auxiliary current source ACS, the common junction point of CM, MCR and ACS being indicated by JP.
- the current mirror circuit CM is further connected to a reference voltage circuit VRS whose output controls the main current reference source MCR.
- the current mirror circuitry includes a diode connected PMOS transistor M1 and a plurality of PMOS transistors such as M3, M4, M5 whose source-to-gate paths are connected in parallel between V1 and JP.
- the main current source MCR generates at nominal working a steady-state reference current Iref which is mirrored in transistors M1, M3, M4 and M5 of CM.
- M3 and M4 feed a not shown integrated circuit, whereas M5 supplies IREF to the voltage source VRS which in response generates a steady-state reference voltage Vref at nominal working.
- Voltage reference sources such as VRS which derive a steady-state reference voltage from a steady-state current are well known in the art and VRS is therefore not described in detail.
- Such a voltage reference source is for instance a band gap reference source as described in the above mentioned book.
- MCR includes between V1 and V2 the series connection of a resistor R6 and the emitter-to- collector path of a pnp transistor Q1 whose base is controlled by the output Vref of VRS.
- the emitter of Q1 is connected to the base of an npn transistor Q2.
- a diode D1, the collector-to-emitter path of transistor Q2 and a resistor R1 are connected between JP and ground.
- ACS has a current source part CS and a regulating stage part RS.
- RS includes a PMOS transistor M2 the source-to-drain path of which is connected in series with a resistor R2 between V1 and V2 and the drain of which controls the base of an npn transistor Q3.
- the collector-to-emitter path of Q3 shunts resistor R4 of a resistive voltage divider R3, R4 comprising resistors R3 and R4 which are connected in series between V1 and V2.
- the tapping point of R3, R4 is connected to the base of an npn transistor Q4 whose collector-to-emitter path is connected in series with resistor R5 between JP and V2.
- Vref can be generated by VRS and its value increases from 0V to a maximum steady-state Vref.
- Q1 and therefore also Q2 start conducting and 1m increases from 0 micro-A to a maximum steady-state Iref whilst la decreases from the above determined value, i.e. VBE(Q3)/R2 to zero.
- Iref has a constant value equal to VBE-(Q3)/R2 as long as 1m is smaller than VBE(Q3)/R2 because Q3 acts as a regulating device controlling la by controlling the voltage level of the interconnection point between R3 and R4, in such a way that Iref equals VBE(Q3)/R2.
- lm exceeds a predetermined value so that Iref exceeds VBE(Q3)/R2, Q3 fully conducts and thereby shunts resistor R4 due to which transistor Q4 is blocked.
- lm becomes equal to lref.
- CS realizes the start-up of the supply circuit and is disabled by RS when Iref exceeds a predetermined value; i.e. VBE(Q3)/R2.
- the zero value of la during normal operation is mandatory because the generation of la is not as accurate as that of lm, and also because la is more sensitive to disturbances of the power supply and to temperature variations.
- the current generating circuit as described above is power supply and temperature independent since Vref is supply and temperature independent and also thanks to Q1 and Q2 which in combination indeed compensate for variations of their base-to-emitter voltage caused by temperature changes.
- the diode D1 between MCR and ACS is used in case of integration on chip to avoid the creation of a parasitic transistor and thus also the flow of parasitic currents from Q2 to the auxiliary current source during start-up.
- Vref is specified with respect to ground. For this reason the branch of MCR generating lref, i.e. the branch with Q2 and R1, is also grounded.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Nonlinear Science (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Control Of Electrical Variables (AREA)
Abstract
Description
- The present invention relates to a current generating circuit which includes a main current source able to generate a constant steady-state reference current from a steady-state reference voltage provided by a voltage source.
- Such a circuit is well known in the art, a current mirror circuit often being used to, for instance, provide the steady-state reference current to different stages of operational amplifiers of analog integrated circuits.
- The steady-state reference voltage used in the current generating circuit has to be independent from fluctuations of the power supply and of temperature and to this end the voltage source generating such a steady-state reference voltage generally uses a stable, supply and temperature independent current source. However, this has a negative impact on the lay-out complexity of an integrated circuit in which that current generating circuit is used and on the necessary chip area when the above current-source has to be incorporated on the integrated circuit.
- The above mentioned voltage source is for instance a band gap reference source, different embodiments of which are described in chapter A4.3.2 of the book "Analysis and design of analog integrated circuits" by Paul R. Gray and Robert G. Meyer and edited by John Wiley & Sons in 1977.
- An object of the invention is to provide a current generating circuit of the above type, but which is less complex and needs less area to be integrated on chip
- This object is achieved due to the fact that it further includes an auxiliary current source and an output circuit to which said auxiliary and main current sources, at start-up, supply respective decreasing and increasing currents and which supplies current to said voltage source, said voltage source accordingly providing an increasing voltage at said start-up and said increasing voltage and current reaching said steady-state reference voltage and current respectively.
- The stable and, supply and temperature, independent current needed by the voltage source, is thus provided by the current generating circuit. As a result the circuit needs the auxiliary current source to start-up. The current provided by this source has however not to be very accurate or supply and temperature independent and is thus relatively simple to realize, provided of course that its working is disabled after start-up, at the latest when the nominal working point of the current generating circuit is reached, i.e. the point where it generates the steady-state reference current.
- Characteristic features of the current generating circuit according to the invention are that said output circuit is connected in series with the parallel connection of said main current source and said auxiliary current source which includes a current source generating said decreasing current at the junction point of said output circuit and said main current source, thereby realizing an output of said auxiliary current source, and a regulating stage also connected to said junction point to control said current source in such a way that it is disabled at the latest when said steady-state reference current is reached by said current generating circuit, that said regulating stage includes a branch in which the current generated by said current generating circuit is mirrored, that said regulating stage includes in said branch, between a first and a second power terminal, a cascade connection of a PMOS transistor and a resistor, the gate of said PMOS transistor being connected to said output of said auxiliary current source and the interconnection of said PMOS transistor and said resistor being connected to the base of a first npn transistor the emitter of which is connected to said second power terminal and that said current source includes a second npn transistor the collector of which is connected to said output of said auxiliary current source and the emitter of which is coupled to said second power terminal via a second resistor, and a cascade connection between said first and said second power terminal of a third and a fourth resistor, the junction point of which is connected to the base of said second npn transistor and the collector of said first npn transistor.
- In the auxiliary current source realized in this way the regulating circuit controls the current source to generate the decreasing current and disables the source when a predetermined value is exceeded i.e. at the latest when the steady-state reference current is generated by the current generating circuit. It does so based on the current flowing in the mentioned branch.
- Another characteristic of the current generating circuit according to the invention is that said main current source includes the cascade connection of a grounded resistor and an npn transistor at the base of which a base voltage derived from said increasing and said steady-state reference voltage is applied at start-up and nominal working respectively and that said base voltage is applied to the base of said npn transistor via a pnp transistor the emitter of which is connected to the base of said npn transistor, said increasing and steady-state reference voltage being applied to the base of said pnp transistor at start-up and nominal working respectively, thereby making the current generating circuit temperature independent.
- The above mentioned and other objects and features of the invention will become more apparent and the invention itself will be best understood by referring to the following description of an embodiment taken in conjunction with the accompanying drawing which represents a current generating circuit according to the invention.
- The current generating circuit shown in the figure has two voltage supply terminals V1 and V2 which provide a negative and a positive voltage respectively and a ground terminal. It includes a current mirror circuitry CM which is connected between V1 and V2 in series, on the one hand with a main current source MCR, and on the other hand with an auxiliary current source ACS, the common junction point of CM, MCR and ACS being indicated by JP. The current mirror circuit CM is further connected to a reference voltage circuit VRS whose output controls the main current reference source MCR.
- The current mirror circuitry includes a diode connected PMOS transistor M1 and a plurality of PMOS transistors such as M3, M4, M5 whose source-to-gate paths are connected in parallel between V1 and JP.
- The main current source MCR generates at nominal working a steady-state reference current Iref which is mirrored in transistors M1, M3, M4 and M5 of CM. M3 and M4 feed a not shown integrated circuit, whereas M5 supplies IREF to the voltage source VRS which in response generates a steady-state reference voltage Vref at nominal working. Voltage reference sources such as VRS which derive a steady-state reference voltage from a steady-state current are well known in the art and VRS is therefore not described in detail. Such a voltage reference source is for instance a band gap reference source as described in the above mentioned book.
- MCR includes between V1 and V2 the series connection of a resistor R6 and the emitter-to- collector path of a pnp transistor Q1 whose base is controlled by the output Vref of VRS. The emitter of Q1 is connected to the base of an npn transistor Q2. A diode D1, the collector-to-emitter path of transistor Q2 and a resistor R1 are connected between JP and ground.
- ACS has a current source part CS and a regulating stage part RS. RS includes a PMOS transistor M2 the source-to-drain path of which is connected in series with a resistor R2 between V1 and V2 and the drain of which controls the base of an npn transistor Q3. In CS the collector-to-emitter path of Q3 shunts resistor R4 of a resistive voltage divider R3, R4 comprising resistors R3 and R4 which are connected in series between V1 and V2. The tapping point of R3, R4 is connected to the base of an npn transistor Q4 whose collector-to-emitter path is connected in series with resistor R5 between JP and V2.
- Typical values for the elements of the current biasing circuit are R1 = 80k, R2 = 46k, R3 = 200k, R4 = 65k, R5=10k; R6=100k, size M1 = M2, Vref = 2.41 V, V1 = 9.5V, V2 = -5.5V.
- Making reference to the figure the following is a description of the operation of the current generating circuit it being supposed that the reference current Iref is split up in a main current 1m flowing in MCR and in an auxiliary current la flowing in ACS.
- Since MCR relies on the availability of Vref to generate lref, whilst VRS needs Iref to generate Vref, an additional circuit is needed to start-up the current generating circuit. This start-up is realized by the auxiliary current source ACS.
- At start-up a current starts flowing from V1 to V2 through resistors R3 and R4 of CS, thus establishing on the base of Q4 a voltage which is sufficiently positive to make it conductive. As a result a current la equal to Iref flows from V1 to V2 through M1, Q4 and R5 in series. Indeed 1m equals zero since Vref is zero so that Iref is equal to la which is generated by CS.
-
- Thanks to the current Iref thus realized at startup, Vref can be generated by VRS and its value increases from 0V to a maximum steady-state Vref. As a consequence Q1 and therefore also Q2 start conducting and 1m increases from 0 micro-A to a maximum steady-state Iref whilst la decreases from the above determined value, i.e. VBE(Q3)/R2 to zero.
- Indeed, Iref has a constant value equal to VBE-(Q3)/R2 as long as 1m is smaller than VBE(Q3)/R2 because Q3 acts as a regulating device controlling la by controlling the voltage level of the interconnection point between R3 and R4, in such a way that Iref equals VBE(Q3)/R2. This implies that la has to decrease when 1m increases. When lm exceeds a predetermined value so that Iref exceeds VBE(Q3)/R2, Q3 fully conducts and thereby shunts resistor R4 due to which transistor Q4 is blocked. Thus lm becomes equal to lref.
- In this way CS realizes the start-up of the supply circuit and is disabled by RS when Iref exceeds a predetermined value; i.e. VBE(Q3)/R2.
- The zero value of la during normal operation is mandatory because the generation of la is not as accurate as that of lm, and also because la is more sensitive to disturbances of the power supply and to temperature variations.
- On the contrary, the current generating circuit as described above is power supply and temperature independent since Vref is supply and temperature independent and also thanks to Q1 and Q2 which in combination indeed compensate for variations of their base-to-emitter voltage caused by temperature changes.
- The diode D1 between MCR and ACS is used in case of integration on chip to avoid the creation of a parasitic transistor and thus also the flow of parasitic currents from Q2 to the auxiliary current source during start-up.
- It has to be noted that for the earlier specified typical values of the circuit elements the predetermined value of Iref at which Q3 regulates during startup equals 15 micro-A provided that VBE(Q3) equals 0.7V, whilst the maximum or nominal value of Iref equals Vref/R1 = 30 micro-A.
- It has also to be noted that Vref is specified with respect to ground. For this reason the branch of MCR generating lref, i.e. the branch with Q2 and R1, is also grounded.
- While the principles of the invention have been described above in connection with specific apparatus, it is to be clearly understood that this description is made only by way of example and not as a limitation on the scope of the invention.
Claims (10)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP19920203508 EP0598147B1 (en) | 1992-11-16 | 1992-11-16 | Current generating circuit |
ES92203508T ES2094282T3 (en) | 1992-11-16 | 1992-11-16 | CURRENT GENERATING CIRCUIT. |
DE1992613243 DE69213243T2 (en) | 1992-11-16 | 1992-11-16 | Circuit for power supply |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP19920203508 EP0598147B1 (en) | 1992-11-16 | 1992-11-16 | Current generating circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0598147A1 true EP0598147A1 (en) | 1994-05-25 |
EP0598147B1 EP0598147B1 (en) | 1996-08-28 |
Family
ID=8211042
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP19920203508 Expired - Lifetime EP0598147B1 (en) | 1992-11-16 | 1992-11-16 | Current generating circuit |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP0598147B1 (en) |
DE (1) | DE69213243T2 (en) |
ES (1) | ES2094282T3 (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4839535A (en) * | 1988-02-22 | 1989-06-13 | Motorola, Inc. | MOS bandgap voltage reference circuit |
US4857823A (en) * | 1988-09-22 | 1989-08-15 | Ncr Corporation | Bandgap voltage reference including a process and temperature insensitive start-up circuit and power-down capability |
-
1992
- 1992-11-16 DE DE1992613243 patent/DE69213243T2/en not_active Expired - Lifetime
- 1992-11-16 EP EP19920203508 patent/EP0598147B1/en not_active Expired - Lifetime
- 1992-11-16 ES ES92203508T patent/ES2094282T3/en not_active Expired - Lifetime
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4839535A (en) * | 1988-02-22 | 1989-06-13 | Motorola, Inc. | MOS bandgap voltage reference circuit |
US4857823A (en) * | 1988-09-22 | 1989-08-15 | Ncr Corporation | Bandgap voltage reference including a process and temperature insensitive start-up circuit and power-down capability |
Non-Patent Citations (1)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 10, no. 177 (P-470)(2233) 21 June 1986 & JP-A-61 026 117 ( ROHM CO LTD ) 5 February 1986 * |
Also Published As
Publication number | Publication date |
---|---|
DE69213243T2 (en) | 1997-03-06 |
DE69213243D1 (en) | 1996-10-02 |
EP0598147B1 (en) | 1996-08-28 |
ES2094282T3 (en) | 1997-01-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7151365B2 (en) | Constant voltage generator and electronic equipment using the same | |
US5814995A (en) | Voltage detector for battery operated device | |
US5929616A (en) | Device for voltage regulation with a low internal dissipation of energy | |
EP0851332B1 (en) | A voltage regulator | |
JPH0727424B2 (en) | Constant current source circuit | |
KR0154335B1 (en) | Reference voltage supply circuit | |
KR0157045B1 (en) | Band-gap reference voltage circuit and reference voltage supplying method | |
EP0620515A1 (en) | Band gap reference voltage source | |
US6016050A (en) | Start-up and bias circuit | |
US7057310B2 (en) | Dual-output voltage regulator | |
EP1220071B1 (en) | Semiconductor device | |
US4603290A (en) | Constant-current generating circuit | |
US6118263A (en) | Current generator circuitry with zero-current shutdown state | |
EP0598147A1 (en) | Current generating circuit | |
EP0182201B1 (en) | Speed control apparatus for a dc motor | |
JP2006155501A (en) | Current limit circuit, regulator and high-side switch | |
US3434038A (en) | Dc current regulator | |
US4103220A (en) | Low dissipation voltage regulator | |
JP4413225B2 (en) | Current mirror | |
US4507600A (en) | Two-terminal current regulator | |
US4374356A (en) | Constant voltage circuit | |
JP2569652B2 (en) | Power supply circuit | |
JP3310033B2 (en) | Constant voltage circuit | |
JP3421717B2 (en) | Current limit circuit | |
JP2569660B2 (en) | Power supply circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): BE DE ES FR GB IT NL SE |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: BELL TELEPHONE MANUFACTURING COMPANY NAAMLOZE VENN |
|
K1C1 | Correction of patent application (title page) published |
Effective date: 19940525 |
|
RBV | Designated contracting states (corrected) |
Designated state(s): BE DE ES FR GB IT NL SE |
|
17P | Request for examination filed |
Effective date: 19941125 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
17Q | First examination report despatched |
Effective date: 19960206 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: ALCATEL BELL NAAMLOZE VENNOOTSCHAP |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): BE DE ES FR GB IT NL SE |
|
REF | Corresponds to: |
Ref document number: 69213243 Country of ref document: DE Date of ref document: 19961002 |
|
ITF | It: translation for a ep patent filed |
Owner name: DOTT. ANTONIO SERGI |
|
ET | Fr: translation filed | ||
REG | Reference to a national code |
Ref country code: ES Ref legal event code: FG2A Ref document number: 2094282 Country of ref document: ES Kind code of ref document: T3 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: NL Payment date: 20011031 Year of fee payment: 10 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: SE Payment date: 20011105 Year of fee payment: 10 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: BE Payment date: 20011114 Year of fee payment: 10 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20021117 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20021130 |
|
BERE | Be: lapsed |
Owner name: *ALCATEL BELL N.V. Effective date: 20021130 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20030601 |
|
EUG | Se: european patent has lapsed | ||
NLV4 | Nl: lapsed or anulled due to non-payment of the annual fee |
Effective date: 20030601 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: ES Payment date: 20091123 Year of fee payment: 18 Ref country code: DE Payment date: 20091120 Year of fee payment: 18 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IT Payment date: 20091121 Year of fee payment: 18 Ref country code: FR Payment date: 20091201 Year of fee payment: 18 Ref country code: GB Payment date: 20091119 Year of fee payment: 18 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20101116 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20110801 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 69213243 Country of ref document: DE Effective date: 20110601 Ref country code: DE Ref legal event code: R119 Ref document number: 69213243 Country of ref document: DE Effective date: 20110531 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20101130 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20101116 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20101116 |
|
REG | Reference to a national code |
Ref country code: ES Ref legal event code: FD2A Effective date: 20120110 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: ES Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20101117 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20110531 |