EP0476129A4 - Communication system - Google Patents

Communication system

Info

Publication number
EP0476129A4
EP0476129A4 EP19910908093 EP91908093A EP0476129A4 EP 0476129 A4 EP0476129 A4 EP 0476129A4 EP 19910908093 EP19910908093 EP 19910908093 EP 91908093 A EP91908093 A EP 91908093A EP 0476129 A4 EP0476129 A4 EP 0476129A4
Authority
EP
European Patent Office
Prior art keywords
sampling
sequence
signal
received signal
propagated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP19910908093
Other languages
French (fr)
Other versions
EP0476129A1 (en
Inventor
Van Metre Lund
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of EP0476129A1 publication Critical patent/EP0476129A1/en
Publication of EP0476129A4 publication Critical patent/EP0476129A4/en
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/26—Systems using multi-frequency codes
    • H04L27/30—Systems using multi-frequency codes wherein each code element is represented by a combination of frequencies
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/69—Spread spectrum techniques
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/69—Spread spectrum techniques
    • H04B1/707—Spread spectrum techniques using direct sequence modulation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J13/00—Code division multiplex systems

Definitions

  • This invention relates to a communication system and more particularly to a communication system which uses a distribution of propagated energy over a wide frequency spectrum in a manner such as to obtain reliable operation while minimizing interference with propagation of other signals.
  • the system is readily implemented through the use of digital circuitry and is otherwise readily and economically manufacturable.
  • This invention was evolved with the general object of providing an improved communication system in which propagated energy is distributed over a wide range of frequencies in a manner such as to obtain reliable communication while minimizing interference with other communications in a medium.
  • the system is usable for propagation of radio waves through the atmosphere but may be used for propagation or other types of waves through the same or another medium.
  • wavetrains are propagated from a transmitting point to a receiving point, each wavetrain comprising a sequence of alternations having predetermined varying durations and propagated in a predetermined distinctive order.
  • Energy received at a receiving point is sampled at sampling times having durations and an order corresponding to the predetermined varying durations of the transmitted wavetrains.
  • Important features of the invention relate to the use of digital circuitry for establishing the durations and sequence of the propagated wavetrains and also of the sampling operation, to synchronization of sampling at the receiving point with the generation of the propagated wavetrains and to provisions for simultaneous transmission on a plurality of channels.
  • FIGURE 1 is a schematic block diagram of a communication system constructed in accordance with the invention.
  • FIGURE 2 is a schematic block diagram of a sequence generator usable in both transmitting and receiving portions of the system of FIG. 1;
  • FIGURE 3 illustrates waveforms produced in operation of the system, for explanation thereof; and
  • FIGURE 4 is a block diagram of an alternative synchronizing system, also showing how a single receiver might be used to provide a plurality of communication channels.
  • Reference numeral 10 generally designates a communication system which is constructed in accordance with the principles of this invention and which includes a transmitter 11 and a receiver 12 which may be connected to antennas 13 and 14 as shown for transmission of signals therebetween.
  • the transmitter 11 comprises a sequence generator 15 supplied with signals from a clock 16 and operative to generate sequences of signals having fundamental frequency components distributed across a certain frequency range, e.g. from 600 to 1200 Hz.
  • the signal sequences are applied through a band-pass filter 17, which passes on the fundamental components, and through an amplitude modulator 18 to the antenna 13.
  • the amplitude modulator 18 may be responsive to a relatively low frequency analog or digital signal such as an audio signal or a digital signal having a bit rate of 2400 bits per second or less.
  • the receiver 12 comprises a sequence generator 20 which may be substantially identical to the sequence generator 15. It is supplied with a clock signal from a voltage controlled oscillator 21 which is controlled by a voltage from a potentiometer 22.
  • a product detector 23 has one input connected through an input circuit 24 to antenna 14, a second input connected to the output of the sequence generator 20 and an output connected through an integrator circuit 25 to an output terminal 26. When the potentiometer 22 is properly adjusted, an output signal is developed at the terminal 26 which corresponds to the digital or analog signal applied to the modulator 18 of the transmitter 11.
  • Figure 2 shows a circuit usable for the sequence generator 15 of transmitter 11 and for the sequence generator 20 of the receiver 12.
  • a clock signal from clock 16 or the voltage controlled oscillator 21, is applied through a gate 27 to a four stage counter 28 and through gate 29 to a four stage programmable counter 30.
  • the gate 27 is enabled in a reset condition of a control flip-flop to apply clock pulses to the counter 28 and after 16 pulses, the counter 28 sets the flip-flop 32 to disable gate 27 and enable gate 29 and to then apply clock pulses to the programmable counter 30. After a count of from 1 to 16 pulses, the counter 30 applies a reset signal to the flip-flop 32 as well as to the counters 28 and 30.
  • the total number of pulses required to develop an output from counter 30 is from 17 to 32, depending upon the number loaded therein.
  • This number is controlled from memory 34 which may be a 128x4 memory, for example, connected to a seven stage address counter 35.
  • the address counter 35 is indexed after every other output of counter 30 by a signal from a flip-flop 36 which operates as a divide-by-two stage and which also generates output signals. After indexing of the address counter 35, a read signal is applied through a delay circuit 37 to the memory 34.
  • the flip-flop 36 develops an output signal which is of one value, e.g. high, for from 17 to 32 clock pulses depending upon the number at one address location in the memory 34, and which is of a second value, e.g. low, for the same number of clock pulses. Then the address counter 34 is indexed to load another number in the programmable counter 30. Thus from 34 to 64 clock pulses are required for each cycle of operation of the flip-flop 36.
  • each group of sixteen consecutive memory locations contains values from 0 to 15 (decimal) , with no two locations in the same group containing the same value.
  • the first group contains values as indicated in the following Table I which also shows the cumulative total of clock pulses at each transition time.
  • the other seven groups of sixteen four-bit memory locations may preferably also contain values of from 0 to 15, but in orders which are different from the order of the first group and from one another. Each group requires 784 clock pulses regardless of the order of the values.
  • Figure 3 is a timing diagram in which waveform 40 is that of the signal generated by the sequence generator 15 of the transmitter 11 in response to reading of the first group of sixteen memory locations as listed in Table I.
  • Waveform 41 is that at the output of the band ⁇ pass filter 17, after removal of DC components and components having a frequency above 1.2 MHz.
  • the transmitted signal has the same waveform, but may be changed in amplitude in accordance with an analog or digital signal applied to the modulator 18
  • the received waveform may be identical to waveform 41, under ideal conditions, and is applied through the input circuit 24 to one input of the product detector 23.
  • Input circuit 24 may simply be a direct coupling but preferably includes a band-pass filter having a pass band from 0.6 to 1.2 MHz, an amplifier and suitable automatic gain control circuitry to limit the amplitude of the signal applied to the one input of the product detector 23.
  • the voltage controlled oscillator 21 is controlled by adjustment of the potentiometer 22 to cause the sequence generator 20 of the receiver to apply a signal to the second input of the product detector 23 which has a waveform identical to the waveform 41, identical values being stored in the memories of the sequence generators 15 and 20.
  • the product detector 23 produces a signal having a waveform 42 as shown in Figure 3, which is the product of waveforms 40 and 41.
  • a waveform 43 is shown which is that of a signal having a fixed frequency of 0.864 MHz and a waveform 44 is shown which is the product of waveforms 40 and 43.
  • Waveform 44 fluctuates between positive and negative values and the sum thereof over any substantial interval of time is zero or very nearly so.
  • Waveform 42 is always positive and the sum thereof over any interval of time is a positive value proportional to the duration of the time interval.
  • the integrator 25 operates to sum or integrate the output of the product detector over a time interval which is as long as possible while permitting variations in response to amplitude modulations to be detected. It may comprise a simple series resistor and parallel capacitor combination with a time constant of on the order of 100 microseconds, for example.
  • synchronizing signals might be sent separately. For example, a 34.6 MHz carrier modulated by sync pulses at a 6272 rate might be transmitted to be detected at the receiver, with the received 34.6 MHz carrier being used to develop the clock signal and with detected sync pulses being used to rest the sequence generator of the receiver.
  • FIG. 4 An alternative synchronizing system is shown in Figure 4 which also shows how a single receiver might be used to provide a plurality of communication channels.
  • an additional sequence generator 50 is provided together with an associated product detector 51 and integrator 52.
  • a reset signal is developed upon reset of the address counter of the sequence generator 20 and is applied through a reset line 54 to the sequence generator 50 to reset its address and other counters.
  • a signal from the input circuit is applied through a line 55 to the product detector 51.
  • a clock signal from oscillator 21 is applied through a line 56 and a pulse-swallower 57 to the sequence generator 50, the pulse-swallower 57 being operated from a divide-by-64 counter 58 connected to the output of the sequence generator 50.
  • Sequence generator 50 is thus operated at a clocking frequency which is slightly slower than that of the sequence generator, while being reset at the same time, and the values stored in its memory are identical to those in the memory of the sequence generator 20.
  • the output of the integrator 52 will be equal to that of the integrator 25 when the transmitting clock frequency is midway between the frequency of the VCO applied to the generator 20 and the slightly lower frequency applied to the sequence generator 50 from the pulse-swallower 57. If under such conditions, the VCO frequency increases, the output of the integrator 52 will increase and the output of the integrator 25 will decrease. In the system as shown, such outputs are applied to a comparator 60 which applies an output signal through a resistor 61 to a circuit point 62 which is connected to the VCO 21 and also through a resistor 63 to ground. The polarity of the signal applied is such as to adjust the VCO frequency toward a frequency which produces the balanced condition.
  • This balancing operation requires that the VCO frequency be relatively close to the optimum frequency. To insure that this condition will be reached, a searching operation is performed through a D/A converter 65 which is connected through a resistor 66 to the circuit point 62 and which is connected to a counter 67 driven through a gate 68 from the output of the sequence generator 50. The result is the application of a triangular stepped voltage through resistor 66 to the circuit point 62 to cause the VCO frequency to slowly sweep in small steps through a certain range.
  • a threshold circuit 70 applies a disabling signal to the gate 68, after which the VCO is controlled from the output voltage of the comparator 60 superimposed upon the output from the D/A converter 65.
  • the reset, input and clock signals on lines 54, 55 and 56 may be applied to additional integrators to produce additional output signals.
  • the memories of such additional generators may contain values different from the values in generators 20 and 50, and from each other, to thus provide such additional independent channels as may be desired.
  • 8 additional channels may be provided for "parallel" transmission of digital data between the data bus of an 8 bit processor and a printer, modem or other peripheral.

Abstract

The transmitter (11) consists of a sequence generator (15), supplied with signals from a clock (16), which generates sequences of signals having fundamental frequency components spread across a certain frequency range. These sequences are applied to a band-pass filter (17) and through an amplitude modulator (18) to the antenna (13). The receiver (12) consists of a sequence generator (20), similar to the sequence generator (15) in the transmitter, supplied with a clock signal from a voltage controlled oscillator (21) which is controlled by a voltage from a potentiometer (22). A product detector (23) input is connected through an input circuit (24) to the antenna (14), while another input is connected to the output of the sequence generator (20) and to an ouput connected through an integrator circuit (25) to an output terminal (26). With proper adjustment of the potentiometer (22), an output signal is produced at the terminal (26) which corresponds to the signal applied to the modulator (18) of the transmitter (11).

Description

COMMUNICATION SYSTEM
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to a communication system and more particularly to a communication system which uses a distribution of propagated energy over a wide frequency spectrum in a manner such as to obtain reliable operation while minimizing interference with propagation of other signals. The system is readily implemented through the use of digital circuitry and is otherwise readily and economically manufacturable.
2. Background of the Prior Art
The prior art includes disclosures of various types of spread spectrum communication systems which, so far as is known, appear to be quite complicated and expensive and of questionable reliability.
SUMMARY OF THE INVENTION
This invention was evolved with the general object of providing an improved communication system in which propagated energy is distributed over a wide range of frequencies in a manner such as to obtain reliable communication while minimizing interference with other communications in a medium.
The system is usable for propagation of radio waves through the atmosphere but may be used for propagation or other types of waves through the same or another medium.
In accordance with the invention, wavetrains are propagated from a transmitting point to a receiving point, each wavetrain comprising a sequence of alternations having predetermined varying durations and propagated in a predetermined distinctive order. Energy received at a receiving point is sampled at sampling times having durations and an order corresponding to the predetermined varying durations of the transmitted wavetrains.
Important features of the invention relate to the use of digital circuitry for establishing the durations and sequence of the propagated wavetrains and also of the sampling operation, to synchronization of sampling at the receiving point with the generation of the propagated wavetrains and to provisions for simultaneous transmission on a plurality of channels.
This invention contemplates other objects, features and advantages which will become more fully apparent from the following detailed description taken in conjunction with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIGURE 1 is a schematic block diagram of a communication system constructed in accordance with the invention;
FIGURE 2 is a schematic block diagram of a sequence generator usable in both transmitting and receiving portions of the system of FIG. 1;
FIGURE 3 illustrates waveforms produced in operation of the system, for explanation thereof; and FIGURE 4 is a block diagram of an alternative synchronizing system, also showing how a single receiver might be used to provide a plurality of communication channels.
DESCRIPTION OF PREFERRED EMBODIMENTS
Reference numeral 10 generally designates a communication system which is constructed in accordance with the principles of this invention and which includes a transmitter 11 and a receiver 12 which may be connected to antennas 13 and 14 as shown for transmission of signals therebetween.
The transmitter 11 comprises a sequence generator 15 supplied with signals from a clock 16 and operative to generate sequences of signals having fundamental frequency components distributed across a certain frequency range, e.g. from 600 to 1200 Hz. The signal sequences are applied through a band-pass filter 17, which passes on the fundamental components, and through an amplitude modulator 18 to the antenna 13. The amplitude modulator 18 may be responsive to a relatively low frequency analog or digital signal such as an audio signal or a digital signal having a bit rate of 2400 bits per second or less.
The receiver 12 comprises a sequence generator 20 which may be substantially identical to the sequence generator 15. It is supplied with a clock signal from a voltage controlled oscillator 21 which is controlled by a voltage from a potentiometer 22. A product detector 23 has one input connected through an input circuit 24 to antenna 14, a second input connected to the output of the sequence generator 20 and an output connected through an integrator circuit 25 to an output terminal 26. When the potentiometer 22 is properly adjusted, an output signal is developed at the terminal 26 which corresponds to the digital or analog signal applied to the modulator 18 of the transmitter 11.
Figure 2 shows a circuit usable for the sequence generator 15 of transmitter 11 and for the sequence generator 20 of the receiver 12. A clock signal, from clock 16 or the voltage controlled oscillator 21, is applied through a gate 27 to a four stage counter 28 and through gate 29 to a four stage programmable counter 30. The gate 27 is enabled in a reset condition of a control flip-flop to apply clock pulses to the counter 28 and after 16 pulses, the counter 28 sets the flip-flop 32 to disable gate 27 and enable gate 29 and to then apply clock pulses to the programmable counter 30. After a count of from 1 to 16 pulses, the counter 30 applies a reset signal to the flip-flop 32 as well as to the counters 28 and 30.
The total number of pulses required to develop an output from counter 30 is from 17 to 32, depending upon the number loaded therein. This number is controlled from memory 34 which may be a 128x4 memory, for example, connected to a seven stage address counter 35. The address counter 35 is indexed after every other output of counter 30 by a signal from a flip-flop 36 which operates as a divide-by-two stage and which also generates output signals. After indexing of the address counter 35, a read signal is applied through a delay circuit 37 to the memory 34.
With this arrangement, the flip-flop 36 develops an output signal which is of one value, e.g. high, for from 17 to 32 clock pulses depending upon the number at one address location in the memory 34, and which is of a second value, e.g. low, for the same number of clock pulses. Then the address counter 34 is indexed to load another number in the programmable counter 30. Thus from 34 to 64 clock pulses are required for each cycle of operation of the flip-flop 36.
If all address locations of memory 34 contained the same number, any number from 0 to 15 (decimal) , and if the clock signal frequency is 38.4 MHz, the flip-flop 36 would be operative to generate a square wave at a certain fixed frequency of from 1.1294 to 0.6 MHz. However, in the sequence generators 15 and 20 of the illustrated embodiment, the locations in memory 36 contain various values such as to operate to generate signals which have frequency components distributed over the 0.6 to 1.2 MHz range. Preferably, each group of sixteen consecutive memory locations contains values from 0 to 15 (decimal) , with no two locations in the same group containing the same value. As an example, the first group contains values as indicated in the following Table I which also shows the cumulative total of clock pulses at each transition time.
The other seven groups of sixteen four-bit memory locations may preferably also contain values of from 0 to 15, but in orders which are different from the order of the first group and from one another. Each group requires 784 clock pulses regardless of the order of the values. Figure 3 is a timing diagram in which waveform 40 is that of the signal generated by the sequence generator 15 of the transmitter 11 in response to reading of the first group of sixteen memory locations as listed in Table I.
Waveform 41 is that at the output of the band¬ pass filter 17, after removal of DC components and components having a frequency above 1.2 MHz. The transmitted signal has the same waveform, but may be changed in amplitude in accordance with an analog or digital signal applied to the modulator 18
The received waveform may be identical to waveform 41, under ideal conditions, and is applied through the input circuit 24 to one input of the product detector 23. Input circuit 24 may simply be a direct coupling but preferably includes a band-pass filter having a pass band from 0.6 to 1.2 MHz, an amplifier and suitable automatic gain control circuitry to limit the amplitude of the signal applied to the one input of the product detector 23.
The voltage controlled oscillator 21 is controlled by adjustment of the potentiometer 22 to cause the sequence generator 20 of the receiver to apply a signal to the second input of the product detector 23 which has a waveform identical to the waveform 41, identical values being stored in the memories of the sequence generators 15 and 20. As a result, the product detector 23 produces a signal having a waveform 42 as shown in Figure 3, which is the product of waveforms 40 and 41.
For comparison purposes, a waveform 43 is shown which is that of a signal having a fixed frequency of 0.864 MHz and a waveform 44 is shown which is the product of waveforms 40 and 43. Waveform 44 fluctuates between positive and negative values and the sum thereof over any substantial interval of time is zero or very nearly so. Waveform 42, on the other hand, is always positive and the sum thereof over any interval of time is a positive value proportional to the duration of the time interval. The integrator 25 operates to sum or integrate the output of the product detector over a time interval which is as long as possible while permitting variations in response to amplitude modulations to be detected. It may comprise a simple series resistor and parallel capacitor combination with a time constant of on the order of 100 microseconds, for example.
Proper operation of the system shown in Figures 1-3 requires that the transmitter clock 16 and receiver oscillator 21 be very stable and also requires very careful adjustment of the potentiometer to obtain exact synchronization. To avoid the need for stable circuits and adjustment, synchronizing signals might be sent separately. For example, a 34.6 MHz carrier modulated by sync pulses at a 6272 rate might be transmitted to be detected at the receiver, with the received 34.6 MHz carrier being used to develop the clock signal and with detected sync pulses being used to rest the sequence generator of the receiver.
An alternative synchronizing system is shown in Figure 4 which also shows how a single receiver might be used to provide a plurality of communication channels. As shown, an additional sequence generator 50 is provided together with an associated product detector 51 and integrator 52. A reset signal is developed upon reset of the address counter of the sequence generator 20 and is applied through a reset line 54 to the sequence generator 50 to reset its address and other counters. A signal from the input circuit is applied through a line 55 to the product detector 51. A clock signal from oscillator 21 is applied through a line 56 and a pulse-swallower 57 to the sequence generator 50, the pulse-swallower 57 being operated from a divide-by-64 counter 58 connected to the output of the sequence generator 50.
Sequence generator 50 is thus operated at a clocking frequency which is slightly slower than that of the sequence generator, while being reset at the same time, and the values stored in its memory are identical to those in the memory of the sequence generator 20.
Assuming that the reset of the sequence generators 20 and 50 is synchronized with that of the sequence generator 15 of the transmitter, the output of the integrator 52 will be equal to that of the integrator 25 when the transmitting clock frequency is midway between the frequency of the VCO applied to the generator 20 and the slightly lower frequency applied to the sequence generator 50 from the pulse-swallower 57. If under such conditions, the VCO frequency increases, the output of the integrator 52 will increase and the output of the integrator 25 will decrease. In the system as shown, such outputs are applied to a comparator 60 which applies an output signal through a resistor 61 to a circuit point 62 which is connected to the VCO 21 and also through a resistor 63 to ground. The polarity of the signal applied is such as to adjust the VCO frequency toward a frequency which produces the balanced condition.
This balancing operation requires that the VCO frequency be relatively close to the optimum frequency. To insure that this condition will be reached, a searching operation is performed through a D/A converter 65 which is connected through a resistor 66 to the circuit point 62 and which is connected to a counter 67 driven through a gate 68 from the output of the sequence generator 50. The result is the application of a triangular stepped voltage through resistor 66 to the circuit point 62 to cause the VCO frequency to slowly sweep in small steps through a certain range. When the frequency is close to the optimum value, to produce relatively high outputs from the integrators 25 and 52, a threshold circuit 70 applies a disabling signal to the gate 68, after which the VCO is controlled from the output voltage of the comparator 60 superimposed upon the output from the D/A converter 65.
As indicated in Figure 4, the reset, input and clock signals on lines 54, 55 and 56 may be applied to additional integrators to produce additional output signals. The memories of such additional generators may contain values different from the values in generators 20 and 50, and from each other, to thus provide such additional independent channels as may be desired. For example, 8 additional channels may be provided for "parallel" transmission of digital data between the data bus of an 8 bit processor and a printer, modem or other peripheral.
It will be understood that modifications and variations may be effected without departing from the spirit and scope of the novel concepts of this invention
What is claimed is:

Claims

1. A method of communication, comprising the steps of operating at a transmitting point to propagate a wavetrain into a medium, said wavetrain including a sequence of alternations which have predetermined varying durations and are in a predetermined distinctive order, and operating at a receiving point remote from said transmitting point in said medium to develop a received signal from ambient wave energy at said receiving point, and sampling said received signal in a sampling sequence including sampling times having durations and an order corresponding to said predetermined varying durations and said predetermined distinctive order of said sequence of propagated alternations.
2. A method of communication as defined in claim 1, further including a summing of said samples of said received signal at said sampling times to develop an output signal therefrom.
3. A method of communication as defined in claim 1, wherein each of said alternations comprises one or more pairs of portions, one portion of each pair being of one polarity and the other portion being of the opposite polarity.
4. A method of communication as defined in claim 3, wherein the results of sampling of said during times corresponding to portions of the propagated energy of opposite polarities are added together after a reversal of polarity of one relative to the other to produce an output signal.
5. A method of communication as defined in claim 4, wherein in sampling of said received signal a sampling signal is generated and wherein said output signal is developed as the product of said received signal and said sampling signal. 6. A method of communication as defined in claim 1, wherein said wavetrains are repetitively propagated, the step of repeating said sampling sequence at said receiving point in synchronism with the propagated sequence.
7. A method of communication as defined in claim 6, the step of synchronizing sampling of said received signal with the propagation of said sequence of alternations by providing a delay in start of each sampling sequence in proportion to the time required for propagation of energy from said transmitting point to said receiving point.
8. A method of communication as defined in claim 6, wherein said synchronizing of sampling is achieved by sampling said received signal in said sampling sequences while continuously adjusting the start of said sampling sequences to produce a delay at which a maximum output is obtained.
9. A method of communication as defined in claim 1, wherein a plurality of wavetrains are simultaneously propagated each including a sequence of alternations having predetermined varying durations and in a predetermined distinctive order but with the predetermined distinctive order of each wavetrain being substantially different from that of each other wavetrain, and wherein said received signal is sampled at sampling times in a plurality of sequences each corresponding to the sequence of a corresponding one of said plurality of propagated sequences with a plurality of output signals being produced from said sampling in said plurality of sequences. 10. A communication system, comprising transmitter means for operating at a transmitting point to propagate a wavetrain into a medium, said wavetrain including a sequence of alternations which have predetermined varying durations and are in a predetermined distinctive order, and receiver means for operating at a receiving point remote from said transmitting point in said medium and including means to develop a received signal from ambient wave energy at said receiving point, and sampling means for sampling said received signal in a sampling sequence including sampling times having durations and an order corresponding to said predetermined varying durations and said predetermined distinctive order of said sequence of propagated alternations.
11. A communication system as defined in claim 10, further including summing means for summing of said samples of said received signal at said sampling times to develop an output signal therefrom.
12. A communication system as defined in claim 13, wherein said receiver means includes sampling signal generator means for generating a sampling signal, and detector means for developing an output signal from said received signal and said sampling signal.
13. A communication system as defined in claim 10, said transmitter means includes generator means for generating each of said alternations in the form of one or more pairs of portions, one portion of each pair being of one polarity and the other portion being of the opposite polarity. 14. A communication system as defined in claim
13, wherein said receiver means includes means for adding together the results of sampling of said during times corresponding to portions of the propagated energy of opposite polarities after a reversal of polarity of one relative to the other to produce an output signal.
15. A communication system as defined in claim
14, wherein said receiver means includes sampling signal generator means for generating a sampling signal, and product detector means for developing an output signal as the product of said received signal and said sampling signal.
16. A communication system as defined in claim 10, wherein said transmitter means includes means for repetitively propagated said wavetrains, and wherein said receiver means includes means for repeating said sampling sequence at said receiving point in synchronism with the propagated sequence.
17. A communication system as defined in claim
16, wherein said transmitter means includes synchronizing means for synchronizing sampling of said received signal with the propagation of said sequence of alternations by providing a delay in start of each sampling sequence in proportion to the time required for propagation of energy from said transmitting point to said receiving point.
18. A communication system as defined in claim
17, wherein said synchronizing means includes means for sampling said received signal in said sampling sequences while measuring the output and continuously adjusting the start of said sampling sequences to produce a delay at which a maximum output is obtained. 19. A communication system as defined in claim 10, wherein said transmitter means includes means for simultaneously transmitting a plurality of wavetrains propagated each including a sequence of alternations having predetermined varying durations and in a predetermined distinctive order but with the predetermined distinctive order of each wavetrain being substantially different from that of each other wavetrain, and wherein said receiver means includes means for sampling said received signal at sampling times in a plurality of sequences each corresponding to the sequence of a corresponding one of said plurality of propagated sequences, and means for producing a plurality of output signals from said sampling in said plurality of sequences.
EP19910908093 1990-04-04 1991-04-02 Communication system Withdrawn EP0476129A4 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US505239 1990-04-04
US07/505,239 US5056108A (en) 1990-04-04 1990-04-04 Communication system

Publications (2)

Publication Number Publication Date
EP0476129A1 EP0476129A1 (en) 1992-03-25
EP0476129A4 true EP0476129A4 (en) 1993-08-11

Family

ID=24009546

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19910908093 Withdrawn EP0476129A4 (en) 1990-04-04 1991-04-02 Communication system

Country Status (4)

Country Link
US (2) US5056108A (en)
EP (1) EP0476129A4 (en)
AU (1) AU7672491A (en)
WO (1) WO1991015911A1 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04256238A (en) * 1991-02-07 1992-09-10 Clarion Co Ltd Spectrum diffusion modulation device
US5533046A (en) * 1992-10-08 1996-07-02 Lund; Vanmetre Spread spectrum communication system
US5748670A (en) * 1995-05-25 1998-05-05 Zilog, Inc. Method of demodulating chirp spread spectrum
JP3623035B2 (en) * 1996-01-26 2005-02-23 アジレント・テクノロジーズ・インク Signal generator
US5970400A (en) * 1996-04-30 1999-10-19 Magellan Corporation Adjusting the timing and synchronization of a radio's oscillator with a signal from an SATPS satellite
US5889436A (en) * 1996-11-01 1999-03-30 National Semiconductor Corporation Phase locked loop fractional pulse swallowing frequency synthesizer

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4276652A (en) * 1978-10-02 1981-06-30 Technical Communications Corp. Secure communication system with improved frequency-hopping arrangement
EP0084967A2 (en) * 1982-01-27 1983-08-03 The Marconi Company Limited Radio communication system
US4790009A (en) * 1984-10-29 1988-12-06 Victor Company Of Japan, Ltd. Scrambler system

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2530140A (en) * 1944-08-11 1950-11-14 Tung Sol Lamp Works Inc Secret signaling system
US3550002A (en) * 1969-02-25 1970-12-22 Us Navy Pulsar communication systems
US3878527A (en) * 1970-10-07 1975-04-15 Itt Radiant energy receiver circuits
US3890472A (en) * 1974-06-03 1975-06-17 Ibm Transparent time-division pulse-multiplex digital electric signal switching circuit arrangement
US3928813A (en) * 1974-09-26 1975-12-23 Hewlett Packard Co Device for synthesizing frequencies which are rational multiples of a fundamental frequency
US4052565A (en) * 1975-05-28 1977-10-04 Martin Marietta Corporation Walsh function signal scrambler
US4032885A (en) * 1976-03-01 1977-06-28 The United States Of America As Represented By The Secretary Of The Navy Digital correlator
US4142240A (en) * 1977-08-31 1979-02-27 International Telephone & Telegraph Corp. Agile code generator
CA1108708A (en) * 1978-04-25 1981-09-08 Her Majesty The Queen, In Right Of Canada, As Represented By The Minister Of Industry Interleaved binary coded signal translation device
JPS56103557A (en) * 1980-01-21 1981-08-18 Matsushita Electric Ind Co Ltd Receiving device
JPS63275233A (en) * 1987-05-06 1988-11-11 Victor Co Of Japan Ltd Spread spectrum communication system
US4852121A (en) * 1987-10-16 1989-07-25 Unisys Corporation Coherent pseudonoise code tracking loop
US4977578A (en) * 1988-02-19 1990-12-11 Victor Company Of Japan, Ltd. Spread spectrum communication system
US4912722A (en) * 1988-09-20 1990-03-27 At&T Bell Laboratories Self-synchronous spread spectrum transmitter/receiver
US5090024A (en) * 1989-08-23 1992-02-18 Intellon Corporation Spread spectrum communications system for networks
US5093841A (en) * 1990-01-30 1992-03-03 Nynex Corporation Clock acquisition in a spread spectrum system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4276652A (en) * 1978-10-02 1981-06-30 Technical Communications Corp. Secure communication system with improved frequency-hopping arrangement
EP0084967A2 (en) * 1982-01-27 1983-08-03 The Marconi Company Limited Radio communication system
US4790009A (en) * 1984-10-29 1988-12-06 Victor Company Of Japan, Ltd. Scrambler system

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
See also references of WO9115911A1 *
TAUB H. AND SCHILLING D. L., 'PRINCIPLES OF COMMUNICATION SYSTEMS' 1986 , MCGRAW-HILL , NEW YORK, US *

Also Published As

Publication number Publication date
US5056108A (en) 1991-10-08
AU7672491A (en) 1991-10-30
WO1991015911A1 (en) 1991-10-17
USRE34831E (en) 1995-01-17
EP0476129A1 (en) 1992-03-25

Similar Documents

Publication Publication Date Title
US4843638A (en) Receiver for frequency hopped signals
US4669089A (en) Suppressed clock pulse-duration modulator for direct sequence spread spectrum transmission systems
KR970003529B1 (en) Time domain radio transmission system
US4860307A (en) Synchronization pulse generator in spread spectrum communication system
US4121295A (en) Integer weighted impulse equivalent coded signal processing apparatus
GB2218294A (en) Pulse radar
US4021744A (en) Demodulator for frequency-keyed communication system
US4092601A (en) Code tracking signal processing system
US4658436A (en) Disguised transmission system and method
US5533046A (en) Spread spectrum communication system
JPS61296843A (en) Signal/noise ratio exponent generation apparatus and method for coding digital data
US5056108A (en) Communication system
JP3072509B2 (en) Timing control circuit of PAM communication device
RU2104616C1 (en) Method for suppression of radio communication channels
US4888787A (en) Receiver apparatus for spread spectrum communication systems
US5963604A (en) Communication signal receiver with sampling frequency control
JP3146562B2 (en) Communication jammer
US2629857A (en) Communication system utilizing constant amplitude pulses of opposite polarities
US4227249A (en) Injected coded reference for adaptive array systems
GB1519972A (en) Data transmission system
GB2229055A (en) Radio transmission system
GB2037126A (en) Circuit for detecting the phase of sampling pulses for use in the receiving station of a data transmission system
WO2001058106A1 (en) Method and device for synthesizing, transmitting, receiving and evaluating multivariate signals according to their form and multiposition and locally according to their spectrum
GB1566442A (en) Data transmission systems
SU692100A1 (en) Data transmission system for electric networks

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB

17P Request for examination filed

Effective date: 19920218

A4 Supplementary search report drawn up and despatched

Effective date: 19930623

AK Designated contracting states

Kind code of ref document: A4

Designated state(s): DE FR GB

17Q First examination report despatched

Effective date: 19970704

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

RIC1 Information provided on ipc code assigned before grant

Free format text: 6H 04B 1/713 A, 6H 04J 13/06 B, 6H 04L 27/30 B, 6H 04B 1/66 B

RTI1 Title (correction)

Free format text: COMMUNICATION SYSTEM AND METHOD

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20000819