EP0456207B1 - Input matching circuit and method for adjusting the same - Google Patents

Input matching circuit and method for adjusting the same Download PDF

Info

Publication number
EP0456207B1
EP0456207B1 EP91107478A EP91107478A EP0456207B1 EP 0456207 B1 EP0456207 B1 EP 0456207B1 EP 91107478 A EP91107478 A EP 91107478A EP 91107478 A EP91107478 A EP 91107478A EP 0456207 B1 EP0456207 B1 EP 0456207B1
Authority
EP
European Patent Office
Prior art keywords
input matching
matching network
amplifier
open stub
electrical length
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP91107478A
Other languages
German (de)
French (fr)
Other versions
EP0456207A2 (en
EP0456207A3 (en
Inventor
Nobuo C/O Yokohama Works Of Shiga
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Electric Industries Ltd
Original Assignee
Sumitomo Electric Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Electric Industries Ltd filed Critical Sumitomo Electric Industries Ltd
Publication of EP0456207A2 publication Critical patent/EP0456207A2/en
Publication of EP0456207A3 publication Critical patent/EP0456207A3/en
Application granted granted Critical
Publication of EP0456207B1 publication Critical patent/EP0456207B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01PWAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
    • H01P5/00Coupling devices of the waveguide type
    • H01P5/02Coupling devices of the waveguide type with invariable factor of coupling

Definitions

  • the present invention relates to an input matching network (circuit) in an input circuit of a low noise amplifier used in a down-converter for use in a direct broadcast satellite (DBS) system.
  • DBS direct broadcast satellite
  • a noise figure (NF) of an amplifier which uses a field effect transistor (FET) varies with a source impedance as viewed from the FET into the signal source and it is minimum at a certain source impedance.
  • This source impedance is called an optimum source impedance Z opt .
  • an input matching network in an input circuit of the FET is adjusted such that the source impedance as viewed from the FET is equal to the optimum source impedance Z opt .
  • the input matching network in the input circuit of the FET is adjusted such that a source reflection coefficient as viewed from the FET is equal to an optimum source reflection coefficient ⁇ opt .
  • the optimum source reflection coefficient ⁇ opt varies with a manufacturing variation of the FET.
  • design was made such that the reflection coefficient of the signal source as viewed from the FET is equal to a mean value of the manufacturing variations of the optimum source reflection coefficient ⁇ opt .
  • the NF of the amplifier includes a variation and a high manufacturing yield cannot be attained.
  • the length and the width of the microstrip line which forms the input matching network may be cut by a YAG laser to adjust the characteristic of the amplifier.
  • the prior art technique to adjust the characteristic of the amplifier by forming the adjusting circuit on the ceramic substrate is rich in flexibility but provides a very low productivity. Further, in the technique to cut the length or the width of the microstrip line on the monolithic IC by the laser, it is not possible to increase the length or the width. As a result, it is difficult to adjust the variation of the optimum source reflection coefficient ⁇ opt of the FET to any matching point. It is technically possible to reduce the width but it is very difficult to attain and not practical.
  • the input matching network of the present invention uses an open stub as a circuit component.
  • a source reflection coefficient as viewed from an input end of an amplifier connected to the stub varies such that a phase angle increases along a constant resistance circle on a Smith Chart.
  • the electrical length of the open stub is set such that the phase angle of the source reflection coefficient as viewed from the amplifier is smaller than a mean value of manufacturing variations of the phase angle of the optimum source reflection coefficient of the amplifier, a matching point can be adjusted by reducing the electrical length of the open stub such that it is applicable over a substantially entire distribution of the manufacturing variation of the optimum source reflection coefficient of the amplifier.
  • a pulse doped structure GaAs MESFET is used in an amplifier circuit of a low noise amplifier.
  • a pulse doped GaAs layer having carriers confined therein is used as an activation layer of the MESFET.
  • of an optimum source reflection coefficient ⁇ opt at which the NF is minimum and a phase angle ⁇ opt in the ⁇ opt is shown in Fig. 1.
  • the manufacturing variation is due to a manufacturing variation of the FET.
  • black dots represent distribution and straight line represents an approximate line of the distribution.
  • and angle ⁇ opt there is a strong correlation between
  • the input matching network of the low noise amplifier of the present embodiment is designed such that a matching point for impedance-converting an external impedance (50 ⁇ ) moves along the narrow band distribution. More specifically, an open stub is provided in the input matching network, and an electrical length of the open stub is selected such that the matching point by the input matching network is positioned at a point in the distribution of the manufacturing variation of ⁇ opt which assures a minimum angle. In the present embodiment, the minimum angle point is shown by an arrow 40 in Fig. 3.
  • the input matching network is constructed such that as the electrical length of the open stub is reduced, the matching point moves substantially along a constant resistance circle of Fig. 3.
  • the matching point of the external impedance by the input matching network can move over the entire range of the manufacturing variation of ⁇ opt . Accordingly, the conversion of the external impedance can be adjusted to the minimum NF point by cutting the open stub by a laser for tuning.
  • the characteristic of the amplifier can be adjusted by merely shortening the electrical length of the open stub, and the process is most practical and significantly improves a manufacturing yield of a wafer.
  • a specific design method of such input matching network is now explained in sequence.
  • a circuit configuration to move the matching point substantially along the constant resistance circle of Fig. 3 may be attained by a combination of components but it is preferable to attain it with a minimum number of components, as is done in the present embodiment.
  • the open stub functions as a parallel capacitance when the electrical length is smaller than ⁇ /4 (l ⁇ ⁇ ⁇ /4). Accordingly, an impedance Z match as views from the load of the basic input matching network 50 to the signal source varies with the electrical length l ⁇ of the open stub S1.
  • the impedance Z match moves along an arrow shown on the Smith Chart of Fig. 6 by the change of length.
  • the electrical length l ⁇ increase substantially along the direction of the arrow.
  • the optimum source reflection coefficient ⁇ opt has a small angle where the amplitude is large, and has a large angle where the amplitude is small. Accordingly, ⁇ opt distribute substantially along the constant resistance circle on the Smith Charts shown in Figs.2 and 3, but distribute inwardly of the circle where the angle is large.
  • the input matching network is configured as shown in Fig. 7.
  • a serial inductance S2 is connected to the basic input matching network 50.
  • the movement on the constant resistance circle may be attained only by the serial inductance, but the series inductance S2 is formed by a strip line having an electrical length of approximately ⁇ /4 in order to convert the parallel capacitance by the open stub S1 to a serial inductance.
  • a manner in which the impedance Z open moves by the electrical length l ⁇ of the open stub S1 shown Fig. 7 differs with the impedance Z start .
  • the impedances Z open and Z start are impedances as viewed from the chain line position to the signal source. In the Smith Chart shown in Fig. 8, the movement of the impedance Z open changes with the values B, C, D and E of the impedance Z start .
  • the electrical length l ⁇ of the open stub S1 increases along the direction of the arrow. As shown in Fig.
  • the movement of impedance Z match which are impedances as viewed from a load position to the signal source, also changes with the values F, G, H and I of the impedance Z start .
  • the electrical length l ⁇ of the open stub S1 also increases along the direction of the allow.
  • serial inductance S3 corresponds to a basic input matching network 50 of Fig. 7 and the impedance Z start moves along the bold arrows shown in Figs.8 and 9 by the adjustment of the length of the serial inductance S3.
  • a capacitor C is inserted between the serial inductances S2 and S3.
  • the serial capacitance may be formed by a MIM capacitor (overlay structure). Where a nitride film (Si3N4) having a firm thickness of 3000 ⁇ is used as an interlayer insulation film, the capacitance is approximately 0.2 fF/ ⁇ m2. Thus, when the capacitor C having 0.3 pF is to be formed by this structure, the area is approximately 1500 ⁇ m2.
  • the capacitor C may be formed by an interdigital capacitor having comb-shaped electrodes instead of the MIM capacitor.
  • the open stub S1 and the serial inductances S2 and S3 may be formed by microstrip lines.
  • the series inductance S3 is connected to the signal source, and the serial inductance S2 is connected to the load, that is, the pulse doped structure GaAs MESFET.
  • the optimum source reflection coefficient ⁇ opt moves as initially intended as shown in Fig. 3. Accordingly, ⁇ opt moves over the entire range of the manufacturing variation by cutting the electrical length l ⁇ of the open stub set at the minimum angle position by the laser.
  • the low noise amplifier having the optimum characteristic is attained by stopping the cutting of the open stub S1 at the minimum NF point. The cutting of the open stub S1 is effected after the wafer manufacturing process.
  • Figs.12-15 are Smith Charts for illustrating the movement of ⁇ opt when the electrical length of the open stub S1 is cut at various values of constants of the components of the input matching network shown in Fig. 11.
  • the statistical property of the amplitude and the angle of the optimum source power supply reflection coefficient ⁇ opt of the pulse doped structure FET is utilized and the length of the open stub S1 in the input matching network is shortened by the laser cutter so that the NF is optimized to cope with the manufacturing variation of ⁇ opt of the FET. As a result, the low noise amplifier with a high manufacturing yield is attained.

Landscapes

  • Microwave Amplifiers (AREA)

Description

    Background of the Invention (Field of the Invention)
  • The present invention relates to an input matching network (circuit) in an input circuit of a low noise amplifier used in a down-converter for use in a direct broadcast satellite (DBS) system.
  • (Related Background Art)
  • A noise figure (NF) of an amplifier which uses a field effect transistor (FET) varies with a source impedance as viewed from the FET into the signal source and it is minimum at a certain source impedance. This source impedance is called an optimum source impedance Zopt. In a low noise amplifier, an input matching network in an input circuit of the FET is adjusted such that the source impedance as viewed from the FET is equal to the optimum source impedance Zopt. Namely, the input matching network in the input circuit of the FET is adjusted such that a source reflection coefficient as viewed from the FET is equal to an optimum source reflection coefficient Γopt.
  • However, the optimum source reflection coefficient Γopt varies with a manufacturing variation of the FET. Thus, in the prior art input matching circuit of the low noise amplifier, design was made such that the reflection coefficient of the signal source as viewed from the FET is equal to a mean value of the manufacturing variations of the optimum source reflection coefficient Γopt.
  • However, where the input matching network is matched to the mean value of the manufacturing variations of the optimum source reflection coefficient Γopt of the FET, the NF of the amplifier includes a variation and a high manufacturing yield cannot be attained.
  • On the other hand, an attempt has been made to reduce the variation of characteristic of the amplifier due to the manufacturing variation of the FET by varying a shape and a size of a device of the input matching network every amplifier manufactured. For example, an article "A 2.5 Watts High Efficiency X-band Power MMIC", in IEEE 1989 microwave and millimeter wave monolithic circuits Symposium discloses the following technique. A MMIC (microwave monolithic integrated circuit) having a low noise amplifier built therein is packaged on a ceramic substrate, and an adjusting circuit is also formed on the ceramic substrate together with the MMIC. Wires are bonded to island-like pads on the opposite sides form a center strip line while a characteristic of the IC is measured in order to reduce the variation of the characteristic of the amplifier.
  • On the monolithic IC, the length and the width of the microstrip line which forms the input matching network may be cut by a YAG laser to adjust the characteristic of the amplifier.
  • However, the prior art technique to adjust the characteristic of the amplifier by forming the adjusting circuit on the ceramic substrate is rich in flexibility but provides a very low productivity. Further, in the technique to cut the length or the width of the microstrip line on the monolithic IC by the laser, it is not possible to increase the length or the width. As a result, it is difficult to adjust the variation of the optimum source reflection coefficient Γopt of the FET to any matching point. It is technically possible to reduce the width but it is very difficult to attain and not practical.
  • Summary of the Invention
  • It is an object of the present invention to provide an input matching network and a method for adjusting the same, which solve the problems encountered in the prior art. The invention is defined in claims 1, 3 and 5.
  • The input matching network of the present invention uses an open stub as a circuit component. As an electrical length of the open stub is reduced, a source reflection coefficient as viewed from an input end of an amplifier connected to the stub varies such that a phase angle increases along a constant resistance circle on a Smith Chart. Accordingly, if the electrical length of the open stub is set such that the phase angle of the source reflection coefficient as viewed from the amplifier is smaller than a mean value of manufacturing variations of the phase angle of the optimum source reflection coefficient of the amplifier, a matching point can be adjusted by reducing the electrical length of the open stub such that it is applicable over a substantially entire distribution of the manufacturing variation of the optimum source reflection coefficient of the amplifier.
  • The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings which are given by way of illustration only, and thus are not to be considered as limiting the present invention.
  • Further scope of applicability of the present invention will become apparent from the detailed description given hereinafter.
  • Brief Description of the Drawings
    • Fig. 1 is a graph showing a relationship between |Γopt| and or angle Γopt of a pulse doped structure FET,
    • Fig. 2 is a Smith Chart showing a relationship between |Γopt| and angle Γopt| shown in Fig. 1,
    • Fig. 3 is a Smith Chart for illustrating a path of movement of Γopt of the FET;
    • Fig. 4 shows an open stub;
    • Fig. 5 shows a block diagram of an input matching network which uses the open stub;
    • Fig. 6 is a Smith Chart for illustrating the change of an impedance Zmatch shown in Fig. 5 with the length of the open stub;
    • Fig. 7 shows a block diagram of an input matching network which has a serial inductance for converting a parallel capacitance due to the open stub to a serial inductance;
    • Fig. 8 is a Smith Chart for illustrating an effect to an impedance Zopen which varies with the electrical length of the open stub S1 by the value of an impedance Zstart;
    • Fig. 9 is a Smith Chart for illustrating an effect, to an impedance Zmatch which varies with the electrical length of the open stub S1 by the value of the impedance Zstart;
    • Fig. 10 shows a block diagram of an input matching network which includes a serial inductance for adjusting the impedance Zstart;
    • Fig. 11 shows a circuit diagram of a low noise amplifier in one embodiment of the present invention; and
    • Figs. 12, 13, 14 and 15 are Smith Charts for illustrating the monument of Γopt when the electrical length of the open stub is reduced at various values of constants of the components of the input matching network shown in Fig. 1.
    Detailed Description of the Preferred Embodiments
  • A low noise amplifier in accordance with one embodiment of the present invention is now explained. In the present embodiment, a pulse doped structure GaAs MESFET is used in an amplifier circuit of a low noise amplifier. In the pulse doped structure, a pulse doped GaAs layer having carriers confined therein is used as an activation layer of the MESFET.
  • In a pulse doped structure FET having a short gate length of approximately 0.3 µm, a manufacturing variation in a relationship between an absolute value |Γopt| of an optimum source reflection coefficient Γopt at which the NF is minimum and a phase angle Γopt in the Γopt is shown in Fig. 1. The manufacturing variation is due to a manufacturing variation of the FET. In Fig. 1, black dots represent distribution and straight line represents an approximate line of the distribution. As seen from Fig. 1, there is a strong correlation between |Γopt| and angle Γopt. Accordingly, when the distribution of Γopt is drawn on a Smith Chart, it does not distribute over a wide area but distributes in a narrow band, as shown in Fig. 2.
  • The input matching network of the low noise amplifier of the present embodiment is designed such that a matching point for impedance-converting an external impedance (50Ω) moves along the narrow band distribution. More specifically, an open stub is provided in the input matching network, and an electrical length of the open stub is selected such that the matching point by the input matching network is positioned at a point in the distribution of the manufacturing variation of Γopt which assures a minimum angle. In the present embodiment, the minimum angle point is shown by an arrow 40 in Fig. 3. The input matching network is constructed such that as the electrical length of the open stub is reduced, the matching point moves substantially along a constant resistance circle of Fig. 3. As a result, the matching point of the external impedance by the input matching network can move over the entire range of the manufacturing variation of Γopt. Accordingly, the conversion of the external impedance can be adjusted to the minimum NF point by cutting the open stub by a laser for tuning.
  • The characteristic of the amplifier can be adjusted by merely shortening the electrical length of the open stub, and the process is most practical and significantly improves a manufacturing yield of a wafer. A specific design method of such input matching network is now explained in sequence.
  • A circuit configuration to move the matching point substantially along the constant resistance circle of Fig. 3 may be attained by a combination of components but it is preferable to attain it with a minimum number of components, as is done in the present embodiment.
  • As the electrical length of the open stub is shortened, the matching point moves on a constant conductance circle on the Smith Chart. The open stub functions as a parallel capacitance as shown in Fig. 4, in which a left side corresponds a signal source and a right side corresponds to a load, and an open impedance Zopen when the circuit is opened at a position shown by a chain line is given by Z open = -j·Z o ·cot(βl ε )
    Figure imgb0001

    where Zo is a characteristic impedance of the open stub, β is a phase constant (=2π/λ) of the open stub, and lε is the electrical length of the open stub.
  • It is seen from the above formula that the open stub functions as a parallel capacitance when the electrical length is smaller than λ/4 (lε < λ/4). Accordingly, an impedance Z match as views from the load of the basic input matching network 50 to the signal source varies with the electrical length lε of the open stub S1. The impedance Z match moves along an arrow shown on the Smith Chart of Fig. 6 by the change of length. A point A shows an impedance when the electrical length lε = 0. The electrical length lε increase substantially along the direction of the arrow.
  • As shown in the distribution chart of |Γopt| and angle Γopt of Fig. 1, the optimum source reflection coefficient Γopt has a small angle where the amplitude is large, and has a large angle where the amplitude is small. Accordingly, Γopt distribute substantially along the constant resistance circle on the Smith Charts shown in Figs.2 and 3, but distribute inwardly of the circle where the angle is large.
  • Thus, it is necessary to convert the impedance such that the impedance shown in Fig. 6 moves substantially along the constant resistance circle as shown in Fig. 6. To this end, the input matching network is configured as shown in Fig. 7. Namely, in addition to the open stub S1, a serial inductance S2 is connected to the basic input matching network 50. The movement on the constant resistance circle may be attained only by the serial inductance, but the series inductance S2 is formed by a strip line having an electrical length of approximately λ/4 in order to convert the parallel capacitance by the open stub S1 to a serial inductance.
  • On the other hand, a manner in which the impedance Zopen moves by the electrical length lε of the open stub S1 shown Fig. 7 differs with the impedance Zstart. The impedances Zopen and Zstart are impedances as viewed from the chain line position to the signal source. In the Smith Chart shown in Fig. 8, the movement of the impedance Zopen changes with the values B, C, D and E of the impedance Zstart. The electrical length lε of the open stub S1 increases along the direction of the arrow. As shown in Fig. 9 the movement of impedance Zmatch, which are impedances as viewed from a load position to the signal source, also changes with the values F, G, H and I of the impedance Zstart. And in Fig. 9, the electrical length lε of the open stub S1 also increases along the direction of the allow.
  • In order to move the impedance Zstart substantially along bold arrows of Figs.8 and 9, it is necessary to construct an input matching network as shown in Fig. 10. That is, it is necessary to provide a serial inductance S3 in the signal source contacting with an interval circuit. The serial inductance S3 corresponds to a basic input matching network 50 of Fig. 7 and the impedance Zstart moves along the bold arrows shown in Figs.8 and 9 by the adjustment of the length of the serial inductance S3.
  • Although Γopt in the Smith Chart in distributed along the constant resistance circle, the path of the Γopt tends to be move somewhat inwardly of the circle where the angle Γopt may be realized by the serial insertion of a capacitance into the input matching network.
  • In the input matching network shown in Fig. 11, a capacitor C is inserted between the serial inductances S2 and S3. The serial capacitance may be formed by a MIM capacitor (overlay structure). Where a nitride film (Si₃N₄) having a firm thickness of 3000Å is used as an interlayer insulation film, the capacitance is approximately 0.2 fF/µm². Thus, when the capacitor C having 0.3 pF is to be formed by this structure, the area is approximately 1500 µm². The capacitor C may be formed by an interdigital capacitor having comb-shaped electrodes instead of the MIM capacitor.
  • The open stub S1 and the serial inductances S2 and S3 may be formed by microstrip lines. The series inductance S3 is connected to the signal source, and the serial inductance S2 is connected to the load, that is, the pulse doped structure GaAs MESFET.
  • In the low noise amplifier which used the input matching network shown in Fig. 11, the optimum source reflection coefficient Γopt moves as initially intended as shown in Fig. 3. Accordingly, Γopt moves over the entire range of the manufacturing variation by cutting the electrical length lε of the open stub set at the minimum angle position by the laser. The low noise amplifier having the optimum characteristic is attained by stopping the cutting of the open stub S1 at the minimum NF point. The cutting of the open stub S1 is effected after the wafer manufacturing process.
  • Figs.12-15 are Smith Charts for illustrating the movement of Γopt when the electrical length of the open stub S1 is cut at various values of constants of the components of the input matching network shown in Fig. 11.
  • In Fig. 12, the constants of the components are set as follows and the electrical length of the open stub is changed.
       Open stab S1:
       Electrical length l1 = 0-600µm
          Width W1 = 100µm
       Serial inductance S2:
       Electrical length l2 = 2400µm
          Width W2 = 40µm
       Serial inductance S3:
       Electrical length l3 = 2600µm
          Width W3 = 10µm
       Capacitor C:
       Capacitance C = 0.3pF
  • In Fig. 13, the constants of the components are set as follows and the electrical length of the open stub S1 is changed.
       Open stub S1:
       Electrical length l1 = 500-800µm
          Width W1 = 100µm
       Serial inductance S2:
       Electrical length l2 = 2700µm
          Width W1 = 110µm
       Serial inductance S3:
       Electrical length l3 = 1200µm
          Width W3 = 10µm
       Capacitor C:
       Capacitance C = 0.4pF
  • In Fig. 14, the constants of the components are set as follows and the electrical length S1 of the open stub S1 is changed.
       Open stub S1:
       Electrical length l1 = 0-500µm
          Width W2 = 800µm
       Serial inductance S2
       Electrical length l2 = 2700µm
          width W2 = 110µm
       Serial inductance S3
       Electrical length l3 = 1200µm
          width W3 = 10µm
       Capacitor C:
       Capacitance C = 0.3pF
  • In Fig. 15, the constants of the components are set as follows and the electrical length of the open stub S1 is changed.
       Open stub S1:
       Electrical length l1 = 100-400µm
          width W1 = 100µm
       Serial inductance S2:
       Electrical length l2 = 2700µm
          Width W2 = 80µm
       Serial inductance S3:
       Electrical length l3 = 1800µm
          width W3 = 10µm
       Capacitor C:
       Capacitance C = 0.3pF
  • As seen from Figs.12-15, the path of Γopt is moved somewhat inwardly of the constant resistance circle by the capacitor C, and Γopt moves along the distribution of the manufacturing variation shown in Fig. 3.
  • The statistical property of the amplitude and the angle of the optimum source power supply reflection coefficient Γopt of the pulse doped structure FET is utilized and the length of the open stub S1 in the input matching network is shortened by the laser cutter so that the NF is optimized to cope with the manufacturing variation of Γopt of the FET. As a result, the low noise amplifier with a high manufacturing yield is attained.

Claims (6)

  1. An input matching network in an input circuit of an amplifier, comprising: a basic input matching circuit (50) and
       an open stub (S1) as a circuit component;
       characterised in that as an electrical length of said open stub (S1) is shortened, a source reflection coefficient as viewed from an input terminal of said amplifier moves to increase a phase angle substantially along a constant resistance circle on a Smith Chart.
  2. An input matching network according to Claim 1 wherein the electrical length of said open stub (S1) is selected such that the phase angle of the source reflection coefficient as viewed from said amplifier is smaller than mean value of manufacturing variations of phase angle of an optimum signal source power reflections coefficient of said amplifier.
  3. An input matching network in an input circuit of an amplifier, comprising;
       a basic input matching network (50) including a serial inductance;
       characterised in that
       a strip line (S2) of approximately one quarter wavelength is serially connected to said basic input matching network; and
       a parallel capacitance including an open stub (S1) is connected between said strip line and said basic input matching network,
       an electrical length of said open stub being selected such that a phase angle of a source reflection coefficient as viewed from said amplifier is smaller than a mean value of manufacturing variations of a phase angle of an optimum signal source reflection coefficient of said amplifier.
  4. An input matching network according to Claim 3 wherein a serial capacitance is provided between said basic input matching network and said strip line of the quarter wavelength.
  5. A method for adjusting an input matching network in an input circuit of an amplifier,
       said input matching network having an open stub as a circuit component and being designed such that as an electrical length of said open stub is shortened, a source reflection coefficient as viewed from an input terminal of said amplifier moves to increase a phase angle substantially along a constant resistance circle on a Smith Chart,
       said method comprising the step of:
       shortening the electrical length of said open stub so that the phase angle of the source reflection coefficient as viewed from said amplifier is substantially equal to a phase angle of an optimum source reflection coefficient of said amplifier.
  6. A method for adjusting an input matching network according to Claim 5 wherein the electrical length is shortened by cutting the open stub by a laser.
EP91107478A 1990-05-09 1991-05-08 Input matching circuit and method for adjusting the same Expired - Lifetime EP0456207B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP11953390A JPH0414904A (en) 1990-05-09 1990-05-09 Low noise amplifier
JP119533/90 1990-05-09

Publications (3)

Publication Number Publication Date
EP0456207A2 EP0456207A2 (en) 1991-11-13
EP0456207A3 EP0456207A3 (en) 1992-11-25
EP0456207B1 true EP0456207B1 (en) 1995-10-25

Family

ID=14763642

Family Applications (1)

Application Number Title Priority Date Filing Date
EP91107478A Expired - Lifetime EP0456207B1 (en) 1990-05-09 1991-05-08 Input matching circuit and method for adjusting the same

Country Status (4)

Country Link
EP (1) EP0456207B1 (en)
JP (1) JPH0414904A (en)
CA (1) CA2041729A1 (en)
DE (1) DE69114046T2 (en)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55127712A (en) * 1979-03-26 1980-10-02 Mitsubishi Electric Corp Microwave low noise fet amplifier
JPS6087502A (en) * 1983-10-19 1985-05-17 Nec Corp Method for deciding characteristic of high frequency band matching circuit
JPS61133702A (en) * 1984-12-04 1986-06-21 Nec Corp Impedance adjusting method for microwave circuit

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Avasarala et.al. "A 2.5 Watt high Efficiency X-Band Power MMIC", Digest of Papers of the IEEE 1989 Microwave and millimeter-wave Monolithic Circuits Symposium, pages 25-28. *

Also Published As

Publication number Publication date
DE69114046D1 (en) 1995-11-30
DE69114046T2 (en) 1996-04-11
EP0456207A2 (en) 1991-11-13
JPH0414904A (en) 1992-01-20
CA2041729A1 (en) 1991-11-10
EP0456207A3 (en) 1992-11-25

Similar Documents

Publication Publication Date Title
EP0592002B1 (en) Microwave integrated circuit
US5341114A (en) Integrated limiter and amplifying devices
US4658220A (en) Dual-gate, field-effect transistor low noise amplifier
US20020014923A1 (en) Microwave amplifier with reduced beat noise
US5832376A (en) Coplanar mixer assembly
US5270667A (en) Impedance matching and bias feed network
US4423388A (en) RF Amplifier circuit employing FET devices
US3842360A (en) Parametric amplifier
EP1003277B1 (en) Frequency multiplier capable of taking out efficiently and stably harmonics higher than fourth order
US5289142A (en) Transmit/receive switch for phased array antenna
US5075645A (en) Matching circuit for high frequency transistor
Hori et al. GaAs monolithic MIC's for direct broadcast satellite receivers
Fujimoto et al. Ka-band ultra low noise MMIC amplifier using pseudomorphic HEMTs
US5546049A (en) Frequency scalable pre-matched transistor
CA2067047C (en) Oscillating circuit
Martin et al. An eight-device extended-resonance power-combining amplifier
EP0456207B1 (en) Input matching circuit and method for adjusting the same
US4878033A (en) Low noise microwave amplifier having optimal stability, gain, and noise control
US6522221B1 (en) Phase shifter, attenuator, and nonlinear signal generator
Rigby et al. Broadband monolithic low-noise feedback amplifiers
Tserng et al. Design, fabrication, and characterization of monolithic microwave GaAs power FET amplifiers
KR100961370B1 (en) Transmission line and impedance converter using transmission line
Komaru et al. 1 watt compact Ka-band MMIC power amplifiers using lumped element matching circuits
JP2671423B2 (en) Superconducting distributed amplifier
JP2654248B2 (en) Coplanar antenna

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB NL SE

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB NL SE

17P Request for examination filed

Effective date: 19930127

17Q First examination report despatched

Effective date: 19950113

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB NL SE

REF Corresponds to:

Ref document number: 69114046

Country of ref document: DE

Date of ref document: 19951130

ET Fr: translation filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19960429

Year of fee payment: 6

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19960510

Year of fee payment: 6

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19960513

Year of fee payment: 6

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: SE

Payment date: 19960517

Year of fee payment: 6

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 19960529

Year of fee payment: 6

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Effective date: 19970508

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Effective date: 19970509

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Effective date: 19971201

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 19970508

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19980130

EUG Se: european patent has lapsed

Ref document number: 91107478.9

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee

Effective date: 19971201

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19980203

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST