EP0450616A3 - Register file with programmable control, decode and/or data manipulation - Google Patents

Register file with programmable control, decode and/or data manipulation Download PDF

Info

Publication number
EP0450616A3
EP0450616A3 EP19910105328 EP91105328A EP0450616A3 EP 0450616 A3 EP0450616 A3 EP 0450616A3 EP 19910105328 EP19910105328 EP 19910105328 EP 91105328 A EP91105328 A EP 91105328A EP 0450616 A3 EP0450616 A3 EP 0450616A3
Authority
EP
European Patent Office
Prior art keywords
decode
register file
data manipulation
programmable control
programmable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP19910105328
Other versions
EP0450616A2 (en
Inventor
David Warren Hawley
Scott Kinney Pickett
Frederick Kwok Yin Leung
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Semiconductor Corp
Original Assignee
National Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by National Semiconductor Corp filed Critical National Semiconductor Corp
Publication of EP0450616A2 publication Critical patent/EP0450616A2/en
Publication of EP0450616A3 publication Critical patent/EP0450616A3/en
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22—Microcontrol or microprogram arrangements
    • G06F9/223—Execution means for microinstructions irrespective of the microinstruction function, e.g. decoding of microinstructions and nanoinstructions; timing of microinstructions; programmable logic arrays; delays and fan-out problems
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Logic Circuits (AREA)
EP19910105328 1990-04-05 1991-04-04 Register file with programmable control, decode and/or data manipulation Withdrawn EP0450616A3 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/504,967 US5055712A (en) 1990-04-05 1990-04-05 Register file with programmable control, decode and/or data manipulation
US504967 1990-04-05

Publications (2)

Publication Number Publication Date
EP0450616A2 EP0450616A2 (en) 1991-10-09
EP0450616A3 true EP0450616A3 (en) 1992-05-20

Family

ID=24008467

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19910105328 Withdrawn EP0450616A3 (en) 1990-04-05 1991-04-04 Register file with programmable control, decode and/or data manipulation

Country Status (3)

Country Link
US (1) US5055712A (en)
EP (1) EP0450616A3 (en)
JP (1) JPH0730407A (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR930004033B1 (en) * 1990-08-09 1993-05-19 현대전자산업 주식회사 Input/output macro cell of programmable logic element
US5250859A (en) * 1991-09-27 1993-10-05 Kaplinsky Cecil H Low power multifunction logic array
US5719889A (en) * 1995-12-20 1998-02-17 International Business Machines Corporation Programmable parity checking and comparison circuit
US6006321A (en) 1997-06-13 1999-12-21 Malleable Technologies, Inc. Programmable logic datapath that may be used in a field programmable device
US6150836A (en) * 1997-06-13 2000-11-21 Malleable Technologies, Inc. Multilevel logic field programmable device
US6654870B1 (en) * 1999-06-21 2003-11-25 Pts Corporation Methods and apparatus for establishing port priority functions in a VLIW processor
US6438569B1 (en) 1999-09-20 2002-08-20 Pmc-Sierra, Inc. Sums of production datapath
US10802754B2 (en) * 2018-03-12 2020-10-13 Micron Technology, Inc. Hardware-based power management integrated circuit register file write protection

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0081917A1 (en) * 1981-11-18 1983-06-22 BURROUGHS CORPORATION (a Delaware corporation) Programmable multiplexer
WO1985004296A1 (en) * 1984-03-15 1985-09-26 Moore Donald W Functionally redundant logic network architectures with logic selection means

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3569685A (en) * 1968-07-11 1971-03-09 Fairchild Camera Instr Co Precision controlled arithmetic processing system
US3593317A (en) * 1969-12-30 1971-07-13 Ibm Partitioning logic operations in a generalized matrix system
US3849638A (en) * 1973-07-18 1974-11-19 Gen Electric Segmented associative logic circuits
US3949370A (en) * 1974-06-06 1976-04-06 National Semiconductor Corporation Programmable logic array control section for data processing system
US4034356A (en) * 1975-12-03 1977-07-05 Ibm Corporation Reconfigurable logic array
US4124899A (en) * 1977-05-23 1978-11-07 Monolithic Memories, Inc. Programmable array logic circuit
JPS6053907B2 (en) * 1978-01-27 1985-11-27 日本電気株式会社 Binomial vector multiplication circuit
US4233667A (en) * 1978-10-23 1980-11-11 International Business Machines Corporation Demand powered programmable logic array
FR2440657A1 (en) * 1978-10-31 1980-05-30 Ibm France IMPROVEMENT ON MULTI-FUNCTION PROGRAMMABLE LOGIC NETWORKS
US4293783A (en) * 1978-11-01 1981-10-06 Massachusetts Institute Of Technology Storage/logic array
US4482953A (en) * 1980-05-30 1984-11-13 Fairchild Camera & Instrument Corporation Computer with console addressable PLA storing control microcode and microinstructions for self-test of internal registers and ALU
US4495590A (en) * 1980-12-31 1985-01-22 International Business Machines Corporation PLA With time division multiplex feature for improved density
US4422072A (en) * 1981-07-30 1983-12-20 Signetics Corporation Field programmable logic array circuit
JPS5885638A (en) * 1981-11-17 1983-05-23 Ricoh Co Ltd Programmable logic array
US4660171A (en) * 1981-12-21 1987-04-21 International Business Machines Corp. Apparatus and method using a programmable logic array for decoding an operation code and providing a plurality of sequential output states
US4506173A (en) * 1982-10-25 1985-03-19 Burroughs Corporation Low power partitioned PLA
JPS6095651A (en) * 1983-10-31 1985-05-29 Toshiba Corp Storage device
US4742252A (en) * 1985-03-29 1988-05-03 Advanced Micro Devices, Inc. Multiple array customizable logic device
US4807183A (en) * 1985-09-27 1989-02-21 Carnegie-Mellon University Programmable interconnection chip for computer system functional modules
US4703206A (en) * 1985-11-19 1987-10-27 Signetics Corporation Field-programmable logic device with programmable foldback to control number of logic levels
US4734876A (en) * 1985-12-18 1988-03-29 Motorola, Inc. Circuit for selecting one of a plurality of exponential values to a predetermined base to provide a maximum value
JPS62194540A (en) * 1986-02-21 1987-08-27 Toshiba Corp Digital signal processing circuit
US4675556A (en) * 1986-06-09 1987-06-23 Intel Corporation Binomially-encoded finite state machine
US4791603A (en) * 1986-07-18 1988-12-13 Honeywell Inc. Dynamically reconfigurable array logic
US4829425A (en) * 1986-10-21 1989-05-09 Intel Corporation Memory-based interagent communication mechanism
US4803622A (en) * 1987-05-07 1989-02-07 Intel Corporation Programmable I/O sequencer for use in an I/O processor
US4811296A (en) * 1987-05-15 1989-03-07 Analog Devices, Inc. Multi-port register file with flow-through of data
US4996661A (en) * 1988-10-05 1991-02-26 United Technologies Corporation Single chip complex floating point numeric processor

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0081917A1 (en) * 1981-11-18 1983-06-22 BURROUGHS CORPORATION (a Delaware corporation) Programmable multiplexer
WO1985004296A1 (en) * 1984-03-15 1985-09-26 Moore Donald W Functionally redundant logic network architectures with logic selection means

Also Published As

Publication number Publication date
JPH0730407A (en) 1995-01-31
EP0450616A2 (en) 1991-10-09
US5055712A (en) 1991-10-08

Similar Documents

Publication Publication Date Title
DE69227076D1 (en) In situ PCR preparations and use.
EP0618733A3 (en) Code amount control device and encoding apparatus using the same.
EP0626770A3 (en) Data multiplexers and demultiplexers.
EP0251587A3 (en) Variable control and data rates in highly efficient multiplexer
EP0685824A3 (en) Data decompression and transfer system.
EP0621599A3 (en) Memory control and memory data search.
GB2289353B (en) Data processing with multiple instruction sets
EP0695098A3 (en) Coded data control device
EP0659008A3 (en) Original reading apparatus and information processing apparatus with original reading apparatus.
ZA919797B (en) Bicyclo-5,6-dihydro-7h-pyrrolo-1,20-imidazol-7-ols and 7-ones
EP0635993A3 (en) Ceramic heater.
DE68909426D1 (en) DATA PROCESSING AND TRANSFER.
EP0655674A3 (en) Data input apparatus.
DE69224167D1 (en) Tilt control control law for TCAS II and symbols
EP0618574A3 (en) Clock reproducing apparatus and data reproducing apparatus.
EP0421260A3 (en) Mailer with i.d. card and method
EP0450616A3 (en) Register file with programmable control, decode and/or data manipulation
EP0544535A3 (en) Parallel data processing control system.
AR243032A1 (en) Data-processing and control device
NO902740L (en) TURNING AND LONG-CLEANING BINDING WITH BUFFER.
NO900744L (en) TANKING SYSTEM AND SELF-HEATING CONTAINER.
DE59204455D1 (en) Programmable control and regulating device.
EP0429860A3 (en) Shut-off and/or control element
AU7442187A (en) Variable control and data rates in highly efficient multiplexer
EP0677845A3 (en) Data storage element and system.

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB IT

RIN1 Information on inventor provided before grant (corrected)

Inventor name: LEUNG, FREDERICK KWOK YIN

Inventor name: PICKETT, SCOTT KINNEY

Inventor name: HAWLEY, DAVID WARREN

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB IT

17P Request for examination filed

Effective date: 19920708

17Q First examination report despatched

Effective date: 19950207

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 19950620