EP0401960A3 - Data processing apparatus with a slot for an additional board - Google Patents

Data processing apparatus with a slot for an additional board Download PDF

Info

Publication number
EP0401960A3
EP0401960A3 EP19900302924 EP90302924A EP0401960A3 EP 0401960 A3 EP0401960 A3 EP 0401960A3 EP 19900302924 EP19900302924 EP 19900302924 EP 90302924 A EP90302924 A EP 90302924A EP 0401960 A3 EP0401960 A3 EP 0401960A3
Authority
EP
European Patent Office
Prior art keywords
slot
processing apparatus
data processing
signal line
speed signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP19900302924
Other languages
German (de)
French (fr)
Other versions
EP0401960A2 (en
Inventor
Ikuaki Kitabayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Publication of EP0401960A2 publication Critical patent/EP0401960A2/en
Publication of EP0401960A3 publication Critical patent/EP0401960A3/en
Withdrawn legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16Constructional details or arrangements
    • G06F1/18Packaging or power distribution
    • G06F1/183Internal mounting support structures, e.g. for printed circuit boards, internal connecting means
    • G06F1/185Mounting of expansion boards
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16Constructional details or arrangements
    • G06F1/18Packaging or power distribution
    • G06F1/183Internal mounting support structures, e.g. for printed circuit boards, internal connecting means
    • G06F1/184Mounting of motherboards
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16Constructional details or arrangements
    • G06F1/18Packaging or power distribution
    • G06F1/183Internal mounting support structures, e.g. for printed circuit boards, internal connecting means
    • G06F1/186Securing of expansion boards in correspondence to slots provided at the computer enclosure
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4063Device-to-bus coupling

Abstract

Data processing apparatus having a slot (16) for receiving an additional optional board (18) includes both a high speed signal line and a low speed signal line connected to a slot circuit (7). A switching device (17, 19, 20, 21, 22) is provided for selectively switching between the high speed signal line and the low speed signal line for output.
EP19900302924 1989-03-18 1990-03-19 Data processing apparatus with a slot for an additional board Withdrawn EP0401960A3 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP1067273A JPH02245811A (en) 1989-03-18 1989-03-18 Information processor
JP67273/89 1989-03-18

Publications (2)

Publication Number Publication Date
EP0401960A2 EP0401960A2 (en) 1990-12-12
EP0401960A3 true EP0401960A3 (en) 1991-06-12

Family

ID=13340193

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19900302924 Withdrawn EP0401960A3 (en) 1989-03-18 1990-03-19 Data processing apparatus with a slot for an additional board

Country Status (3)

Country Link
EP (1) EP0401960A3 (en)
JP (1) JPH02245811A (en)
KR (1) KR900015002A (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5058045A (en) * 1990-03-09 1991-10-15 Ma Hsi K Battery and expansion slot changeable computer
FR2671887B1 (en) * 1991-01-21 1995-06-09 Systolic Sarl ELECTRONIC DEVICE FOR CONNECTING AND DISCONNECTING A BUS LINE OF A COMPUTER SYSTEM.
US5473766A (en) * 1991-09-11 1995-12-05 Compaq Computer Corp. Signal routing circuit for interchangeable microprocessor socket
CA2112752A1 (en) * 1992-05-04 1993-11-11 Charles J. Stancil Signal routing circuit for microprocessor upgrade socket

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2016754A (en) * 1978-03-09 1979-09-26 Motorola Inc Chip ram interconnect to mpu bus
EP0139022A1 (en) * 1983-04-07 1985-05-02 Fanuc Ltd. Method of controlling data transfer

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2016754A (en) * 1978-03-09 1979-09-26 Motorola Inc Chip ram interconnect to mpu bus
EP0139022A1 (en) * 1983-04-07 1985-05-02 Fanuc Ltd. Method of controlling data transfer

Also Published As

Publication number Publication date
KR900015002A (en) 1990-10-25
EP0401960A2 (en) 1990-12-12
JPH02245811A (en) 1990-10-01

Similar Documents

Publication Publication Date Title
AU636050B2 (en) Circuit for extracting asynchronous signal
EP0213037A3 (en) Semiconductor memory device having test pattern generating circuit
CA2030510A1 (en) Maximum-likehood sequence estimation apparatus
AU3130389A (en) An electrical transmission circuit
SE9002559D0 (en) KOMMUNIKATIONSLAENK
EP0371696A3 (en) Electronic system having a microprocessor and a coprocessor disposed on a circuit mounting board
EP0631460A3 (en) Printed circuit board.
EP0663707A3 (en) Board latching device for an edge connector.
WO1998017985A3 (en) System and apparatus for a torque transducer with data processing capabilities
CA2054661A1 (en) Portable electronic apparatus
JPS5728446A (en) Pcm signal processing and transmitting device
GB2315587B (en) Computerized dual-system interlocking apparatus
EP0401960A3 (en) Data processing apparatus with a slot for an additional board
EP0409259A3 (en) Equalizing and amplifying circuit in an optical signal receiving apparatus
EP0322784A3 (en) Data transfer circuit
AU1269088A (en) Electronic circuit device able to diagnose status-holding circuits by scanning
EP0398651A3 (en) Device for processing transmitted digital video signal
EP0454052A3 (en) Data processing device with test circuit
DE69009638D1 (en) Signal termination circuit.
TW350168B (en) Signal processor
EP0276157A3 (en) Trigger re-synchronization circuit
EP0339893A3 (en) Recording apparatus
GB8900301D0 (en) An electronic circuit and signal processing arrangements using the electronic circuit
EP0321244A3 (en) Semi-conductor integrated circuit for a telephone
GB2221100B (en) An improved circuit board

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB

17P Request for examination filed

Effective date: 19911014

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN

18W Application withdrawn

Withdrawal date: 19920228