EP0336660A1 - Semiconductor devices having multi-level metal interconnects - Google Patents
Semiconductor devices having multi-level metal interconnects Download PDFInfo
- Publication number
- EP0336660A1 EP0336660A1 EP89303207A EP89303207A EP0336660A1 EP 0336660 A1 EP0336660 A1 EP 0336660A1 EP 89303207 A EP89303207 A EP 89303207A EP 89303207 A EP89303207 A EP 89303207A EP 0336660 A1 EP0336660 A1 EP 0336660A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- dielectric
- layer
- metal
- etch stop
- dielectric layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0332—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their composition, e.g. multilayer masks, materials
Definitions
- This invention relates to semiconductor integrated circuits and to the metallizations used in such circuits.
- windows or vias are first opened in a dielectric layer to expose selected portions of the underlying substrate and then filled with a metal.
- Substrate is used to mean underlying material and thus may include the Si wafer, source and drain regions, prior interconnections, etc.
- Metal runners electrically connecting the filled windows are then formed on the dielectric. This is typically done by blanket depositing a metal and then patterning it. Of course, care must be taken to insure that the runners are properly aligned so that they contact the windows.
- a composite dielectric layer, Si3N4 over SiO2 is patterned to form trenches into which metal is selectively deposited with the nucleation being initiated by a silicon implant.
- metallizations including self-aligned contacts may be obtained by a method that we term "the reverse pillar process”.
- the method deposits at least first and second dielectric layers and first and second etch stop layers between the first and second dielectric layers and on top of said second dielectric layer, respectively, pattern portions of said first dielectric layer and said etch stop layers to form trenches for metal runners. Portions of said trenches are now patterned, using the second etch layer to prevent unwanted etching of the dielectric, to form self-aligned windows in said first dielectric layer which expose selected portions of the underlying substrate.
- the first etch stop layer is typically a dielectric. The openings are now filled with metal.
- One dielectric layer rather than two and an intermediate etch stop layer, may be used if the depth of the etch used for the first patterning step can be precisely controlled. In the preferred embodiment, however, a plurality of layers is used, typically 4, with the first etch stop layer being used to more precisely control the etch depths for windows and trenches.
- the method of the invention avoids patterning of a metal layer as the metal is deposited in trenches and windows. Also, the windows and metal trenches are filled simultaneously with metal thereby avoiding any interfaces.
- a maskless contact is obtained by depositing a metal after the first patterning step and etching back to leave metal sidewalls in the nailhead sections of trenches with the normal width portion of the trenches being sealed.
- the windows are then etched using the sidewalls as a mask, i.e., the metal acts as a mask as the bottom dielectric layer is selectively removed for the contact.
- the top dielectric is not etched because of the etch stop layer.
- the metal filling process is a self-planarizing process.
- FIG. 1 is a top view showing the layout and lithography for the metallizations according to this invention.
- the structure depicted comprises a plurality of metal runners indicated as 1 and a plurality of windows indicated as 3, opening to the underlying substrate. It will be readily appreciated that in a typical integrated circuit many more runners and contacts than those depicted will be present.
- FIG. 2 depicts a cross section of the structure of FIG. 1 along line A-A′. Depicted are substrate 21, three dielectric layers 23, 25, 27, etch stop layer 29 and photoresist layer 31. Also shown is a conductive runner 33. The dielectrics have a total thickness d t . Dielectric layer 23 has a thickness c t and layers 25 and 27 have a combined thickness m t . Layer 25 is thin compared to layers 23 and 27.
- substrate is used to mean the materials underlying the dielectric layers. Choice of dielectric and etch stop materials will be apparent to those skilled in the art after reading the following description of the etching steps. Methods for depositing the dielectric and etch stop materials will be readily apparent to those skilled in the art.
- the photoresist 31 and etch stop layer 29 and the two top dielectric layers 25 and 27 are now patterned for the metal runners. This is done by patterning the photoresist with the desired metal pattern. It should be noted that the mask used is a mask of the reverse tone pattern. Well known techniques are used to etch the etch stop layer and both of the two top dielectric layers. The third, i.e., bottom, dielectric layer acts as an etch stop for the etch of the second, i.e., middle, dielectric layer. The resulting structure is depicted in FIG. 3.
- the photoresist for the reverse metal patterning is now stripped and a new layer of photoresist 35 is deposited and patterned with the window pattern.
- Standard lithographic techniques are now used to define the window pattern. It is noted that the windows, as defined in the resist, are oversized along the critical dimensions, and the etch stop layer 29 will provide self alignment during the subsequent window etch, i.e., layer 29 prevents etching of the underlying dielectric material thereby forming self-aligned windows.
- the dielectric 23 is etched to expose selected portions of the underlying substrate. Only portions that were exposed during the reverse metal etch will be etched to form electrical contacts. The resulting structure is depicted in FIG. 4.
- the etch stop layer i.e., layer 29, stops the etching of the oversized portions of the window pattern as it is not etched by the process of etching the dielectric.
- this layer is etched and portions of the substrate exposed.
- the contact photoresist is now removed, and conventional techniques used to fill the recessed areas with metal 37.
- the resulting structure is depicted in FIG. 5.
- sputtering can be used for aluminium metallization.
- Tungsten or other refractory metals may be deposited by either selective or blanket chemical vapor deposition. Selective deposition will result in the metal being present in only the trenches and windows after suitable activation of these areas.
- a uniform etchback will be required to remove material from the surface of the dielectric.
- the etch stop layer can be removed prior to or after the metal filling. If the etch stop is non-conductive, it does not have to be removed and can be used as an etch stop for the next level of metallization.
- the first and third dielectrics have an etch selectively against the second dielectric and may be the same material. Both the etch stop layer 29 and the middle dielectric layer 25 have a high etch selectivity against layers 23 and 29, i.e., the first and second dielectrics. Layer 25 may thus also be referred to as an etch stop layer.
- the etch stop layers 25 and 29 are typically very thin with respect to the first and third dielectric layers.
- the reverse metal pattern for the trenches is formed by etching the top etch stop layer and the top two dielectrics, that is, dielectrics 25 and 27. Typical dielectrics are oxides and nitrides. It will be appreciated that etching conditions will have to be changed for the two layers. Window patterning is performed, and dielectric 23 is etched to expose portions of the substrate for the windows. The metal is now deposited as previously described.
- the depth of the etches into a single dielectric layer may be carefully controlled.
- a maskless window may be formed by blanket depositing a metal conformally after the first patterning step. The metal is then etched back so that only metal sidewalls 39 remain in the nailheads in the trenches where there are wider openings while the narrower runners 40 are sealed, i.e., filled, with metal.
- This structure is depicted in FIG. 6. Numerals identical to those used in describing previous figures represent identical elements. Techniques for appropriate deposition and etchback will be readily apparent to those skilled in the art.
- the sidewalls and the etch stop layer then act as a mask as the windows are opened in the bottom dielectric layer. Metal is then deposited and, if necessary, etched back to leave a planar surface. Although there is a reduction of one mask level per interconnection, self-aligned nailheads are required in this embodiment.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Drying Of Semiconductors (AREA)
Abstract
Description
- This invention relates to semiconductor integrated circuits and to the metallizations used in such circuits.
- As the complexity of integrated circuits increases, numerous approaches have been taken to solve the problem of expediently making electrical connections to and between individual devices. This is an important problem in integrated circuit fabrication because not only do electrical contacts and interconnections require space on the integrated circuit chip, but the complexity of the interconnections frequently requires the metallizations to be on more than one level. The former consideration requires minimization of the size of the metallization, and the latter consideration introduces processing complexity.
- In a typical multilevel fabrication sequence, windows or vias are first opened in a dielectric layer to expose selected portions of the underlying substrate and then filled with a metal. Substrate is used to mean underlying material and thus may include the Si wafer, source and drain regions, prior interconnections, etc. Metal runners electrically connecting the filled windows are then formed on the dielectric. This is typically done by blanket depositing a metal and then patterning it. Of course, care must be taken to insure that the runners are properly aligned so that they contact the windows.
- Although the processing sequence described is conceptually simple, at least three problems are likely to arise. 1) Metals are highly reflective and the optical printing and etching of features in metals is difficult and becomes even more so at submicron dimensions. 2) After the metal runners have been formed, a dielectric is deposited between the runners. This dielectric should be free of voids, but depositing such a layer becomes more difficult as runners are more closely spaced and the space available for the dielectric decreases. 3) Accurate pattern transfer from the mask is most easily obtained with a planar surface. As the topography becomes more complex, dielectric smoothing by means of flow or planarization may be required. However, reflow is not always an acceptable procedure since the temperature required for reflow may impair the integrity of lower metal levels. Planarization schemes make the processing more complex.
- Some of these problems can be avoided by a technique such as that discussed by Thomas et al. in IEDM Technical Digest, pp. 811-813, Los Angeles, California, 1986. A composite dielectric layer, Si₃N₄ over SiO₂, is patterned to form trenches into which metal is selectively deposited with the nucleation being initiated by a silicon implant. Thus, the problems of filling the spaces between the runners and obtaining a planar dielectric surface over complex topography are avoided.
- Another approach, which also deposits a metal in a trench in a dielectric is described by Wu in Electrochemical Society Proceedings, 87-4, pp. 239-249, 1987. Exemplary sequences are shown in Wu's Figs. 1 and 3. The first sequence forms the trenches, blanket deposits a metal, deposits and etches a photoresist thus leaving portions of the original trenches full of resist, etches back the metal to expose the dielectric surface using the resist as an etch mark, and strips the resist leaving recessed metal in the dielectric. The second sequence is conceptually somewhat similar although the unwanted metal is removed by a lift-off step.
- Neither approach teaches how to make windows that are self-aligned.
- We have found that metallizations including self-aligned contacts may be obtained by a method that we term "the reverse pillar process". The method deposits at least first and second dielectric layers and first and second etch stop layers between the first and second dielectric layers and on top of said second dielectric layer, respectively, pattern portions of said first dielectric layer and said etch stop layers to form trenches for metal runners. Portions of said trenches are now patterned, using the second etch layer to prevent unwanted etching of the dielectric, to form self-aligned windows in said first dielectric layer which expose selected portions of the underlying substrate. The first etch stop layer is typically a dielectric. The openings are now filled with metal.
- Alternatives are contemplated. One dielectric layer, rather than two and an intermediate etch stop layer, may be used if the depth of the etch used for the first patterning step can be precisely controlled. In the preferred embodiment, however, a plurality of layers is used, typically 4, with the first etch stop layer being used to more precisely control the etch depths for windows and trenches. The method of the invention avoids patterning of a metal layer as the metal is deposited in trenches and windows. Also, the windows and metal trenches are filled simultaneously with metal thereby avoiding any interfaces.
- In another embodiment, a maskless contact is obtained by depositing a metal after the first patterning step and etching back to leave metal sidewalls in the nailhead sections of trenches with the normal width portion of the trenches being sealed. The windows are then etched using the sidewalls as a mask, i.e., the metal acts as a mask as the bottom dielectric layer is selectively removed for the contact. Of course, the top dielectric is not etched because of the etch stop layer.
- It will also be appreciated by those skilled in the art that the metal filling process is a self-planarizing process.
-
- FIG. 1 is a top view of the layout and lithography for metallizations according to this invention;
- FIGs. 2-5 are sectional views along line A-A′ of FIG. 1 with
- FIG. 2 showing the initial structure;
- FIG. 3 showing the structure after etching for the metal pattern;
- FIG. 4 showing the structure after etching the window pattern;
- FIG. 5 showing the final structure; and
- FIG. 6 depicts yet another embodiment which is a maskless contact.
- FIG. 1 is a top view showing the layout and lithography for the metallizations according to this invention. The structure depicted comprises a plurality of metal runners indicated as 1 and a plurality of windows indicated as 3, opening to the underlying substrate. It will be readily appreciated that in a typical integrated circuit many more runners and contacts than those depicted will be present.
- FIG. 2 depicts a cross section of the structure of FIG. 1 along line A-A′. Depicted are
substrate 21, threedielectric layers etch stop layer 29 andphotoresist layer 31. Also shown is aconductive runner 33. The dielectrics have a total thickness dt.Dielectric layer 23 has a thickness ct andlayers Layer 25 is thin compared tolayers - The
photoresist 31 andetch stop layer 29 and the two topdielectric layers - The photoresist for the reverse metal patterning is now stripped and a new layer of
photoresist 35 is deposited and patterned with the window pattern. Standard lithographic techniques are now used to define the window pattern. It is noted that the windows, as defined in the resist, are oversized along the critical dimensions, and theetch stop layer 29 will provide self alignment during the subsequent window etch, i.e.,layer 29 prevents etching of the underlying dielectric material thereby forming self-aligned windows. The dielectric 23 is etched to expose selected portions of the underlying substrate. Only portions that were exposed during the reverse metal etch will be etched to form electrical contacts. The resulting structure is depicted in FIG. 4. It is apparent that the etch stop layer, i.e.,layer 29, stops the etching of the oversized portions of the window pattern as it is not etched by the process of etching the dielectric. However, as the reverse metal patterning exposed portions ofdielectric layer 23, this layer is etched and portions of the substrate exposed. - The contact photoresist is now removed, and conventional techniques used to fill the recessed areas with
metal 37. The resulting structure is depicted in FIG. 5. - Several techniques can be used for depositing the metallizations. For example, sputtering can be used for aluminium metallization. Tungsten or other refractory metals may be deposited by either selective or blanket chemical vapor deposition. Selective deposition will result in the metal being present in only the trenches and windows after suitable activation of these areas. For the non-selective depositions, a uniform etchback will be required to remove material from the surface of the dielectric. The etch stop layer can be removed prior to or after the metal filling. If the etch stop is non-conductive, it does not have to be removed and can be used as an etch stop for the next level of metallization.
- It will be readily appreciated that the process described may be repeated to obtain additional levels of interconnection.
- The first and third dielectrics have an etch selectively against the second dielectric and may be the same material. Both the
etch stop layer 29 and themiddle dielectric layer 25 have a high etch selectivity againstlayers Layer 25 may thus also be referred to as an etch stop layer. The etch stop layers 25 and 29 are typically very thin with respect to the first and third dielectric layers. In the typical process described, the reverse metal pattern for the trenches is formed by etching the top etch stop layer and the top two dielectrics, that is,dielectrics - It will be appreciated by those skilled in the art that the reverse metal patterning is performed first and the window patterning performed second. This sequence is opposite to the conventional alignment sequences and produces a window which is self-aligned to the metal.
- Variations in the process described are contemplated. For example, to avoid the necessity of using a plurality of dielectric layers, the depth of the etches into a single dielectric layer may be carefully controlled.
- A maskless window may be formed by blanket depositing a metal conformally after the first patterning step. The metal is then etched back so that
only metal sidewalls 39 remain in the nailheads in the trenches where there are wider openings while the narrower runners 40 are sealed, i.e., filled, with metal. This structure is depicted in FIG. 6. Numerals identical to those used in describing previous figures represent identical elements. Techniques for appropriate deposition and etchback will be readily apparent to those skilled in the art. The sidewalls and the etch stop layer then act as a mask as the windows are opened in the bottom dielectric layer. Metal is then deposited and, if necessary, etched back to leave a planar surface. Although there is a reduction of one mask level per interconnection, self-aligned nailheads are required in this embodiment.
Claims (6)
depositing at least one dielectric layer (27) and an etch stop layer (29) on a substrate, said etch stop layer (29) being over said at least one (27) dielectric layer;
patterning said etch stop layer (29) and said dielectric layer (27) to form trenches for metal (37); and
patterning portions of said trenches in said at least one dielectric layer (23), said etch stop layer (29) preventing etching of the underlying portions of said at least one dielectric layer (27)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/179,176 US4832789A (en) | 1988-04-08 | 1988-04-08 | Semiconductor devices having multi-level metal interconnects |
US179176 | 1988-04-08 | ||
SG44294A SG44294G (en) | 1988-04-08 | 1994-03-25 | Semiconductor devices having multi-level metal interconnects |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0336660A1 true EP0336660A1 (en) | 1989-10-11 |
EP0336660B1 EP0336660B1 (en) | 1994-02-16 |
Family
ID=26663990
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP89303207A Expired - Lifetime EP0336660B1 (en) | 1988-04-08 | 1989-03-31 | Semiconductor devices having multi-level metal interconnects |
Country Status (7)
Country | Link |
---|---|
US (1) | US4832789A (en) |
EP (1) | EP0336660B1 (en) |
JP (1) | JPH0779106B2 (en) |
DE (1) | DE68913061T2 (en) |
ES (1) | ES2048835T3 (en) |
HK (1) | HK104094A (en) |
SG (1) | SG44294G (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0425787A2 (en) * | 1989-10-31 | 1991-05-08 | International Business Machines Corporation | Method for fabricating high circuit density, self-aligned metal lines to contact windows |
EP0520702A2 (en) * | 1991-06-28 | 1992-12-30 | STMicroelectronics, Inc. | Interconnect for integrated circuits |
Families Citing this family (54)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IL81849A0 (en) * | 1987-03-10 | 1987-10-20 | Zvi Orbach | Integrated circuits and a method for manufacture thereof |
US4977105A (en) * | 1988-03-15 | 1990-12-11 | Mitsubishi Denki Kabushiki Kaisha | Method for manufacturing interconnection structure in semiconductor device |
JPH02192146A (en) * | 1989-01-20 | 1990-07-27 | Toshiba Corp | Semiconductor device |
US5198298A (en) * | 1989-10-24 | 1993-03-30 | Advanced Micro Devices, Inc. | Etch stop layer using polymers |
JPH03196662A (en) * | 1989-12-26 | 1991-08-28 | Nec Corp | Interconnection structure of semiconductor integrated circuit and its manufacture |
US5022958A (en) * | 1990-06-27 | 1991-06-11 | At&T Bell Laboratories | Method of etching for integrated circuits with planarized dielectric |
FR2669466B1 (en) * | 1990-11-16 | 1997-11-07 | Michel Haond | METHOD FOR ENGRAVING INTEGRATED CIRCUIT LAYERS WITH FIXED DEPTH AND CORRESPONDING INTEGRATED CIRCUIT. |
US5169802A (en) * | 1991-06-17 | 1992-12-08 | Hewlett-Packard Company | Internal bridging contact |
EP0523856A3 (en) | 1991-06-28 | 1993-03-17 | Sgs-Thomson Microelectronics, Inc. | Method of via formation for multilevel interconnect integrated circuits |
US5292686A (en) * | 1991-08-21 | 1994-03-08 | Triquint Semiconductor, Inc. | Method of forming substrate vias in a GaAs wafer |
DE69220559T2 (en) * | 1991-12-18 | 1997-12-18 | Sgs Thomson Microelectronics | Process for making contacts in holes in integrated circuits |
US5880036A (en) * | 1992-06-15 | 1999-03-09 | Micron Technology, Inc. | Method for enhancing oxide to nitride selectivity through the use of independent heat control |
JP2934353B2 (en) * | 1992-06-24 | 1999-08-16 | 三菱電機株式会社 | Semiconductor device and manufacturing method thereof |
US5651855A (en) * | 1992-07-28 | 1997-07-29 | Micron Technology, Inc. | Method of making self aligned contacts to silicon substrates during the manufacture of integrated circuits |
JP3297220B2 (en) * | 1993-10-29 | 2002-07-02 | 株式会社東芝 | Semiconductor device manufacturing method and semiconductor device |
KR0121106B1 (en) * | 1994-02-15 | 1997-11-10 | 김주용 | Method of metal wiring of semiconductor element |
US5468342A (en) * | 1994-04-28 | 1995-11-21 | Cypress Semiconductor Corp. | Method of etching an oxide layer |
KR0138305B1 (en) * | 1994-11-30 | 1998-06-01 | 김광호 | Forming method of wiring in semiconductor device |
US5736457A (en) | 1994-12-09 | 1998-04-07 | Sematech | Method of making a damascene metallization |
US5534462A (en) * | 1995-02-24 | 1996-07-09 | Motorola, Inc. | Method for forming a plug and semiconductor device having the same |
JP3369817B2 (en) * | 1995-06-23 | 2003-01-20 | 三菱電機株式会社 | Semiconductor device |
US5539255A (en) * | 1995-09-07 | 1996-07-23 | International Business Machines Corporation | Semiconductor structure having self-aligned interconnection metallization formed from a single layer of metal |
JPH09153545A (en) * | 1995-09-29 | 1997-06-10 | Toshiba Corp | Semiconductor device and is manufacture |
US6077781A (en) | 1995-11-21 | 2000-06-20 | Applied Materials, Inc. | Single step process for blanket-selective CVD aluminum deposition |
US5846876A (en) * | 1996-06-05 | 1998-12-08 | Advanced Micro Devices, Inc. | Integrated circuit which uses a damascene process for producing staggered interconnect lines |
US6285045B1 (en) * | 1996-07-10 | 2001-09-04 | Fujitsu Limited | Semiconductor device with self-aligned contact and its manufacture |
JP2000515323A (en) * | 1996-07-18 | 2000-11-14 | アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド | An integrated circuit that generates staggered wiring using etching stops |
US5854515A (en) * | 1996-07-23 | 1998-12-29 | Advanced Micro Devices, Inc. | Integrated circuit having conductors of enhanced cross-sectional area |
JP3526376B2 (en) | 1996-08-21 | 2004-05-10 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US5880018A (en) * | 1996-10-07 | 1999-03-09 | Motorola Inc. | Method for manufacturing a low dielectric constant inter-level integrated circuit structure |
US5847462A (en) * | 1996-11-14 | 1998-12-08 | Advanced Micro Devices, Inc. | Integrated circuit having conductors of enhanced cross-sectional area with etch stop barrier layer |
US6913983B1 (en) | 1997-07-18 | 2005-07-05 | Infineon Technologies Ag | Integrated circuit arrangement and method for the manufacture thereof |
US5891799A (en) * | 1997-08-18 | 1999-04-06 | Industrial Technology Research Institute | Method for making stacked and borderless via structures for multilevel metal interconnections on semiconductor substrates |
US6143640A (en) * | 1997-09-23 | 2000-11-07 | International Business Machines Corporation | Method of fabricating a stacked via in copper/polyimide beol |
US6107191A (en) * | 1997-11-07 | 2000-08-22 | Lucent Technologies Inc. | Method of creating an interconnect in a substrate and semiconductor device employing the same |
US6054384A (en) * | 1998-05-19 | 2000-04-25 | Advanced Micro Devices, Inc. | Use of hard masks during etching of openings in integrated circuits for high etch selectivity |
JP4565678B2 (en) * | 1998-05-28 | 2010-10-20 | 株式会社ハイニックスセミコンダクター | Manufacturing method of multilayer wiring structure of semiconductor element |
US6303489B1 (en) * | 1998-06-03 | 2001-10-16 | Advanced Micro Devices, Inc. | Spacer - defined dual damascene process method |
US6221759B1 (en) * | 1998-06-19 | 2001-04-24 | Philips Electronics North America Corp. | Method for forming aligned vias under trenches in a dual damascene process |
US6319813B1 (en) * | 1998-07-06 | 2001-11-20 | Micron Technology, Inc. | Semiconductor processing methods of forming integrated circuitry and integrated circuitry constructions |
US6323118B1 (en) * | 1998-07-13 | 2001-11-27 | Taiwan Semiconductor For Manufacturing Company | Borderless dual damascene contact |
US6194128B1 (en) * | 1998-09-17 | 2001-02-27 | Taiwan Semiconductor Manufacturing Company | Method of dual damascene etching |
US6133140A (en) * | 1998-10-02 | 2000-10-17 | Advanced Micro Devices, Inc. | Method of manufacturing dual damascene utilizing anisotropic and isotropic properties |
US6252999B1 (en) | 1998-12-23 | 2001-06-26 | Aurora Systems, Inc. | Planar reflective light valve backplane |
US6277748B1 (en) * | 1998-12-23 | 2001-08-21 | Aurora Systems, Inc. | Method for manufacturing a planar reflective light valve backplane |
US6204187B1 (en) * | 1999-01-06 | 2001-03-20 | Infineon Technologies North America, Corp. | Contact and deep trench patterning |
JP3943320B2 (en) * | 1999-10-27 | 2007-07-11 | 富士通株式会社 | Semiconductor device and manufacturing method thereof |
US6703304B1 (en) * | 2001-01-30 | 2004-03-09 | Advanced Micro Devices, Inc. | Dual damascene process using self-assembled monolayer and spacers |
US6682988B1 (en) | 2001-03-14 | 2004-01-27 | Advanced Micro Devices, Inc. | Growth of photoresist layer in photolithographic process |
JP4707863B2 (en) * | 2001-04-17 | 2011-06-22 | 西松建設株式会社 | Ground independence tester and ground independence test method |
US6835653B1 (en) * | 2003-09-16 | 2004-12-28 | Nanya Technology Corp. | Method of forming adjacent holes on a semiconductor substrate |
US8227339B2 (en) | 2009-11-02 | 2012-07-24 | International Business Machines Corporation | Creation of vias and trenches with different depths |
US10163690B2 (en) * | 2016-11-30 | 2018-12-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | 2-D interconnections for integrated circuits |
EP3477717A1 (en) * | 2017-10-25 | 2019-05-01 | Crystalline Mirror Solutions GmbH | Substrate-transferred single-crystal dielectrics for quantum integrated circuits |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0224013A2 (en) * | 1985-10-28 | 1987-06-03 | International Business Machines Corporation | Method for producing coplanar multi-level metal/insulator films on a substrate |
EP0240683A1 (en) * | 1986-04-07 | 1987-10-14 | International Business Machines Corporation | Fabrication of insulated gallium arsenide-gate FET with self-aligned source/drain and submicron channel length |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4370405A (en) * | 1981-03-30 | 1983-01-25 | Hewlett-Packard Company | Multilayer photoresist process utilizing an absorbant dye |
JPS60160653A (en) * | 1984-02-01 | 1985-08-22 | Hitachi Ltd | Manufacture of semiconductor device |
JPS61131548A (en) * | 1984-11-30 | 1986-06-19 | Mitsubishi Electric Corp | Semiconductor device |
JPH079933B2 (en) * | 1985-01-28 | 1995-02-01 | 松下電器産業株式会社 | Method for manufacturing semiconductor device |
US4631806A (en) * | 1985-05-22 | 1986-12-30 | Gte Laboratories Incorporated | Method of producing integrated circuit structures |
US4605470A (en) * | 1985-06-10 | 1986-08-12 | Advanced Micro Devices, Inc. | Method for interconnecting conducting layers of an integrated circuit device |
JP2519217B2 (en) * | 1985-09-11 | 1996-07-31 | テキサス インスツルメンツ インコ−ポレイテツド | Method of forming an interconnection conductor |
JPS62130543A (en) * | 1985-12-02 | 1987-06-12 | Toshiba Corp | Manufacture of semiconductor device |
-
1988
- 1988-04-08 US US07/179,176 patent/US4832789A/en not_active Expired - Lifetime
-
1989
- 1989-03-31 EP EP89303207A patent/EP0336660B1/en not_active Expired - Lifetime
- 1989-03-31 ES ES89303207T patent/ES2048835T3/en not_active Expired - Lifetime
- 1989-03-31 DE DE68913061T patent/DE68913061T2/en not_active Expired - Fee Related
- 1989-04-06 JP JP1085896A patent/JPH0779106B2/en not_active Expired - Lifetime
-
1994
- 1994-03-25 SG SG44294A patent/SG44294G/en unknown
- 1994-09-29 HK HK104094A patent/HK104094A/en not_active IP Right Cessation
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0224013A2 (en) * | 1985-10-28 | 1987-06-03 | International Business Machines Corporation | Method for producing coplanar multi-level metal/insulator films on a substrate |
EP0240683A1 (en) * | 1986-04-07 | 1987-10-14 | International Business Machines Corporation | Fabrication of insulated gallium arsenide-gate FET with self-aligned source/drain and submicron channel length |
Non-Patent Citations (1)
Title |
---|
IBM TECHNICAL DISCLOSURE BULLETIN, vol. 24, no. 10, March 1982, pages 5133-5134, IBM Corp., New York, US; S. BOYAR et al.: "Quartz trench RIE etch stop" * |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0425787A2 (en) * | 1989-10-31 | 1991-05-08 | International Business Machines Corporation | Method for fabricating high circuit density, self-aligned metal lines to contact windows |
EP0425787A3 (en) * | 1989-10-31 | 1993-04-14 | International Business Machines Corporation | Method for fabricating high circuit density, self-aligned metal lines to contact windows |
EP0520702A2 (en) * | 1991-06-28 | 1992-12-30 | STMicroelectronics, Inc. | Interconnect for integrated circuits |
EP0520702A3 (en) * | 1991-06-28 | 1994-11-17 | Sgs Thomson Microelectronics | Interconnect for integrated circuits |
Also Published As
Publication number | Publication date |
---|---|
HK104094A (en) | 1994-10-07 |
JPH0215632A (en) | 1990-01-19 |
DE68913061D1 (en) | 1994-03-24 |
DE68913061T2 (en) | 1994-06-01 |
US4832789A (en) | 1989-05-23 |
EP0336660B1 (en) | 1994-02-16 |
ES2048835T3 (en) | 1994-04-01 |
JPH0779106B2 (en) | 1995-08-23 |
SG44294G (en) | 1995-03-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0336660B1 (en) | Semiconductor devices having multi-level metal interconnects | |
KR100245970B1 (en) | Semiconductor structure and improving method for preparing the same | |
US4617193A (en) | Planar interconnect for integrated circuits | |
US5736457A (en) | Method of making a damascene metallization | |
US4746621A (en) | Planar tungsten interconnect | |
JP3377375B2 (en) | Self-aligned metallurgy | |
KR100350289B1 (en) | Process for self-alignment of sub-critical contacts to wiring | |
US4933303A (en) | Method of making self-aligned tungsten interconnection in an integrated circuit | |
JP2860258B2 (en) | Method of forming interconnect wiring | |
US5143820A (en) | Method for fabricating high circuit density, self-aligned metal linens to contact windows | |
US6090700A (en) | Metallization method for forming interconnects in an integrated circuit | |
US6156643A (en) | Method of forming a dual damascene trench and borderless via structure | |
US6093633A (en) | Method of making a semiconductor device | |
KR19990030228A (en) | Double damask processing method to provide dielectric layer between metal layer and organic metal | |
US4907066A (en) | Planar tungsten interconnect with implanted silicon | |
US4888087A (en) | Planarized multilevel interconnection for integrated circuits | |
US6228767B1 (en) | Non-linear circuit elements on integrated circuits | |
JPH10209273A (en) | Manufacture of semiconductor device | |
JPS63244858A (en) | Formation of metallic wiring | |
KR100338850B1 (en) | Embedded wiring structure and method for forming the same | |
US6222255B1 (en) | Method of creating an interconnect in a substrate and semiconductor device employing the same | |
EP0425787A2 (en) | Method for fabricating high circuit density, self-aligned metal lines to contact windows | |
EP0463330B1 (en) | Iterative self-aligned contact metallization process | |
US6924555B2 (en) | Specially shaped contact via and integrated circuit therewith | |
EP0298110A1 (en) | Conductive plug for contacts and vias on integrated circuits |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): DE ES FR GB IT NL |
|
17P | Request for examination filed |
Effective date: 19900404 |
|
17Q | First examination report despatched |
Effective date: 19920331 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE ES FR GB IT NL |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Effective date: 19940216 |
|
ET | Fr: translation filed | ||
REF | Corresponds to: |
Ref document number: 68913061 Country of ref document: DE Date of ref document: 19940324 |
|
REG | Reference to a national code |
Ref country code: ES Ref legal event code: FG2A Ref document number: 2048835 Country of ref document: ES Kind code of ref document: T3 |
|
ITF | It: translation for a ep patent filed |
Owner name: MODIANO & ASSOCIATI S.R.L. |
|
RAP4 | Party data changed (patent owner data changed or rights of a patent transferred) |
Owner name: AT&T CORP. |
|
NLV1 | Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: ES Payment date: 20010302 Year of fee payment: 13 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: ES Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20020401 |
|
REG | Reference to a national code |
Ref country code: ES Ref legal event code: FD2A Effective date: 20030410 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20070316 Year of fee payment: 19 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20070322 Year of fee payment: 19 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IT Payment date: 20070626 Year of fee payment: 19 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20070319 Year of fee payment: 19 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20080331 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20081125 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20081001 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080331 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080331 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080331 |