EP0276884B1 - Device for synthesizing images - Google Patents

Device for synthesizing images Download PDF

Info

Publication number
EP0276884B1
EP0276884B1 EP88200089A EP88200089A EP0276884B1 EP 0276884 B1 EP0276884 B1 EP 0276884B1 EP 88200089 A EP88200089 A EP 88200089A EP 88200089 A EP88200089 A EP 88200089A EP 0276884 B1 EP0276884 B1 EP 0276884B1
Authority
EP
European Patent Office
Prior art keywords
register
picture
image
bits
overlay
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP88200089A
Other languages
German (de)
French (fr)
Other versions
EP0276884A1 (en
Inventor
Jean-Claude Société Civile S.P.I.D. Six
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Photonis SAS
Philips Gloeilampenfabrieken NV
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Photonis SAS, Philips Gloeilampenfabrieken NV, Koninklijke Philips Electronics NV filed Critical Photonis SAS
Publication of EP0276884A1 publication Critical patent/EP0276884A1/en
Application granted granted Critical
Publication of EP0276884B1 publication Critical patent/EP0276884B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G1/00Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/14Display of multiple viewports
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39Control of the bit-mapped memory
    • G09G5/395Arrangements specially adapted for transferring the contents of the bit-mapped memory to the screen

Definitions

  • the invention relates to a digital image synthesizer device intended in particular for managing the overlaps of several image planes described line by line according to a television-type scanning system, associated with a microprocessor and at least one image generator which generates at least one image in real time from a pixel memory, device comprising in particular a controller for governing the overlap of a television image by an image plane or of an image plane by another plane image.
  • Such a device is used in particular in video processors of home computers, multi-image cathode ray tube controllers or else video processors for interactive digital audio-disc, called CD-I.
  • the object of the invention is to provide additional means for managing the overlap of one image by another.
  • Means for this are known from the so-called "Antiope" teletext system.
  • a digitally transmitted character matrix can be superimposed on a television picture.
  • this matrix is explored in synchronism with the television scan by an abscissa counter which successively points to the characters in a character memory, where one of the bits of the character description determines whether it is transparent or not. . According to this bit, the television picture is displayed or, on the contrary, replaced by the description of the character for the duration of this character.
  • This system allows parts of images (Antiope characters) generated by the device to be inserted into an image (television image) which is not generated by the device.
  • the format of the superimposed characters is fixed once and for all.
  • the objects to be represented are stored in memories each corresponding to a degree of priority, and one generates in a memory image a pixel map of the image. For this, we search for each pixel position if there is an object in the memory with maximum priority, in which case it is displayed, otherwise we search in the memory with the next priority and so on. It is also advisable during the filling of the image memory by an object, to search for each pixel if it does not correspond to the beginning of another object in a higher priority memory, in which case we will read from this pixel the contents of this last memory.
  • the device according to the invention makes it possible to vary the priorities of the different images during a line and to modify the priorities during the return between one line and the next, because very little data is sufficient to obtain this effect.
  • the device according to the invention is notably remarkable in that it comprises a so-called region register containing a series of words comprising in particular an abscissa value, means for reloading this register from the image generator during the returns of league scan, a current abscissa counter of the displayed pixels, a pointer counter of the words in the region register, an abscissa value comparator which compares the content of the current abscissa counter with the abscissa contained in the pointed word in the region register by the word counter, and produces, when there is identity, a signal which triggers the establishment of one of at least two predetermined types of overlapping of the image planes, and increments the word counter tough register of regions.
  • the device advantageously comprises a register known as types of recoveries, in which at least two of the above-mentioned predetermined types of recovery are defined and this register is divided into several parts, one part being constituted by a first set of bits contained in the register. of regions, another part being formed by a second set of controller control bits, the first set of bits being an operation code which can cause the change of a conditional bit, called of regions, to each state of which corresponds a type of overlap defined by the second set of bits.
  • a register known as types of recoveries in which at least two of the above-mentioned predetermined types of recovery are defined and this register is divided into several parts, one part being constituted by a first set of bits contained in the register. of regions, another part being formed by a second set of controller control bits, the first set of bits being an operation code which can cause the change of a conditional bit, called of regions, to each state of which corresponds a type of overlap defined by the second set of bits.
  • one of the types of overlapping of the image planes is an overlapping by a series of pixels whose color remains constant between two abscissa identity signals.
  • the words in the region register advantageously include the indication of the image concerned, in order to allow the processing of two image planes with the same region register.
  • Figure 1 is a block diagram illustrating an application of the device according to the invention.
  • Figure 2 is a block diagram of a device according to the invention.
  • FIG. 3 schematically represents a video display screen with a window created by the device according to the invention.
  • Figure 4 illustrates the content of a word in the region register.
  • FIG. 1 the device according to the invention is indicated by the reference 1. It is used in combination with a microprocessor 24, itself connected by its bus with an image generator 2, 3, 4 which generates in real time that is to say in synchronism with a scanning by successive lines of the television type, successive words each of which defines a pixel of the image.
  • This generator consists here of a master processor 2 which builds an image from descriptive elements of objects stored in a pixel memory 3 to which it is connected by a bus 11, and of an identical slave processor 2B associated to a 3B memory.
  • the master processor is also associated with a graphics processor 4 which is connected to the main bus and also to the bus 11 of the memory, and subtracts certain repetitive operations to increase the power of the master processor.
  • Such processors are described for example in the documents FR-A-2,569,020 and EP-A-0145046.
  • the slave processor is so called only because its clock and its synchronization are imposed on it by the master processor. It generates images whose content is independent of those of the master processor.
  • the device 1 generates the red, green, blue components of a composite image, on three analog RGB outputs, to attack a television set or a monitor equipped with video inputs for the three colors.
  • the device processes several images in parallel and finally combines them by making overlaps or additions with the pixel values, and this pixel by pixel.
  • the device is controlled by control bytes passing through the pixel input ports during control sequences, during the scan back periods.
  • the two input streams can be processed in various ways to generate 1 to 3 images, depending on the mode chosen.
  • the overlay of television images is controlled by the device.
  • the master processor 2 supplies the device 1 with bytes of data describing in particular the pixels of an image via an 8-wire connection P0-7 and the rhythm necessary for reading this data is transmitted by a PCLK1 connection.
  • the slave processor 2B supplies the data for another image via the connections P8-15 and PCLK2.
  • FIG. 2 represents in more detail the content of the device 1 of FIG. 1. It is divided into two roughly identical channels # 1 and # 2 each corresponding to at least one image. The elements of channel # 2 which correspond to those of channel # 1 have the same references with an additional index B.
  • the device comprises as input a multiplexer 5 to which the pixel bytes in P0-7 and P8-15 are brought, and the clocks PCKL1-2.
  • bytes P0-7 are used by channel # 1
  • bytes P8-15 are operated by channel # 2.
  • the data from the multiplexer 5 pass for each channel by a "latch" circuit 8, 8b which maintains the value of the bits until the validation of the following ones.
  • the data is brought to the color decoders 15, 16, 15B, 16B, the outputs of which are applied to output multiplexers 18, 18B governed by a controller 19 for overlapping the image by the other, and a MODE register.
  • the latter is constituted and connected in a known manner in computer science to most of the elements of the figure to set up the different modes of operation which will be described later. It is not shown in order not to complicate the figure. For the same reason, some secondary interconnections are not shown.
  • the outputs of the multiplexers 18, 18b are finally brought to an adder-converter 22 which digitally adds the images of two channels, then converts the digital data into red, green, blue analog values present on the connections R, G, B respectively which are directly applicable to the video stages of a color television or monitor.
  • an adder-converter 22 which digitally adds the images of two channels, then converts the digital data into red, green, blue analog values present on the connections R, G, B respectively which are directly applicable to the video stages of a color television or monitor.
  • Two weighting circuits 20, 20B also governed by the controller 19 each provide the adder 22 with a so-called weighting digital value by which the latter multiplies the color amplitude data of each channel before adding them.
  • these weighting values are 1/0 or 0/1 to choose the image of channel # 1 or that of channel # 2 respectively.
  • intermediate values for example 0.5 / 0.5, provide a mixture of the two images at will, for example to create a crossfade effect.
  • CLK image line synchronization signals are supplied by the master processor of FIG. 1 to an internal clock circuit 6 which synchronizes the functions of the device.
  • the input data can define the color of a pixel according to several methods: In a first method, each pixel is defined by a set of 8 bits representing a color code. This bit set is therefore used to point an address into a fast RAM which provides the color values. Such a system, which is called a palette, and bears the indication CLUT1 or CLUT2 (Color Look Up Table in English), is referenced 15, 15B in FIG. 2.
  • each byte of channel # 1 defines two pixels with 4 bits per pixel and the palette CLUT1 is divided under the command of the MODE register into two blocks each corresponding to 4 address bits which provides two images which can each present 16 different colors.
  • This variant can be used to provide two different images at the output of channel # 1.
  • Another method for defining the color consists, as is done in television, in providing separately the so-called "Y" luminance and two color differences called U and V.
  • U and V two color differences
  • the absolute value is given once at the start of each line to readjust the values in the event of an error during a line.
  • This way is called DYUV. It requires only one byte per pixel, the data Y, U and V being coded each by means of four bits, and the data U and V being transmitted each on four bits, in only one byte in two only, in turn.
  • a DYUV1 or DYUV2 decoder (reference 16, 16B) performs the decoding in this process, which is used when processing natural images with subtle colors.
  • a third method used in the case of ordinary synthetic images consists in directly coding the colors red, green, blue (direct RGB) by means of 5 bits per color, plus 1 bit of transparency, which constitutes 16-bit words.
  • inputs B0-7 and B8-15 are used together and therefore only provide the input capacity for a single image.
  • the two processors 2 and 2B in FIG. 1 work in parallel to each supply half of the bits). This unique image is of course added to the image of outdoor television.
  • the color code does not pass through a decoder since it corresponds directly to the coding necessary for the input of the output multiplexers.
  • the decodings used in the other methods require a certain time. To ensure the synchronism of the "direct RGB" images with the images obtained by the other methods, it is therefore necessary to delay them.
  • two shift registers "FIFO" for First In, First Out
  • FIFO for First In, First Out
  • an external circuit of the so-called PLL type controlled by the synchronization of the television, provides the device with general synchronization which is ahead of that from television.
  • a first function of the device consists in defining what is the relative position of each intermediate plane.
  • a second function is to define transparent areas in the planes so that the planes behind them can be seen.
  • Figure 3 gives a very simple example with two planes.
  • the front plan F is transparent at the level of a rectangle through which appears the rear plane B.
  • a particular color has the meaning: "transparent". It is a color defined by its red green blue components. It is therefore at the exit of the palette that we can search if this color is present.
  • This is the function of the three "Comp" comparators referenced 17, 170, 17B. These comparators check at each pixel whether the color corresponds to a predetermined color, in which case the pixel is transparent. The comparators then deliver a signal brought to the recovery controller 19 which programs the corresponding multiplexer 18, 18B so that it ceases to transmit the image during the display duration of the pixel in question.
  • a VDS output of the recovery controller is connected to the adhoc pin of the peri-television socket of the television to ensure the switching between the television image and that (s) from the device.
  • the transparency of the plans can also be controlled according to a coding mechanism whose implementation device constitutes the main object of the present invention.
  • transition points are defined during each scan line and at these transition points the display mode changes.
  • the horizontal position of these points, and the nature of the display change can also be defined during the sweep returns.
  • a region register 13 is used. It is so named because it allows you to define regions in the image.
  • This register contains for example 8 words of 24 bits. One of these words is illustrated in FIG. 4. It contains 4 bits CH0-3 which represent an action to be undertaken, 10 bits RL0-9 which represent an abscissa expressed in number of pixels and 7 optional bits PA0-6. Three X bits are unused.
  • An abscissa counter 7 (FIG. 2) linked to the internal clock 6 makes it possible to know at all times what is in the line the number of the pixel being processed.
  • a counter 10 points to a word in the region register. This counter is reset on each line feed.
  • a comparator 12 receives on the one hand the current abscissa from the counter 7 and on the other hand the abscissa registered in the bits RL0-9 of the word pointed in the region register 13 by the counter-pointer 10. The bits CH0-3 of this word are also transmitted to the controller 19 by the connection 25.
  • the comparator 12 constantly compares the two abscissas and when there is identity of the abscissas, it delivers on the connection 26 a signal which is brought to the controller 19, which performs the action described by the bits CH0-3, and to the pointer 10 words from the region register to increment it. It is therefore a new abscissa which is henceforth compared by the comparator 12, with a new action to be undertaken during the identity of the abscissas and so on until the last word, or until the end of the line.
  • the recovery controller 19 comprises in a register at least one so-called "region" bit.
  • region bit
  • one mode is chosen by programming, for example using a set of 4 bits per plane, called bits T, loaded by the master processor during a time of scan return, and these four bits indicate the meaning of the region bit.
  • An example indicating different possible programming is indicated by table I which relates to four bits T10-13 contained in a register of the controller 19 and relating to the foreground. There are of course two other groups of four bits each concerning one of the other planes.
  • BR the region bit BT: bit No. 16 showing transparency in RGB direct mode
  • CT the bit delivered by the transparent color comparators.
  • the one of the two which is concerned is defined by one of the optional bits of the words of the region register (PA6).
  • the new weighting is indicated by other optional bits (PAO-5).
  • PAO-5 the set of bits CHO-3 of the region word and the bits T constitutes a register of the types of overlap in which at least two predetermined types of overlap of the planes are defined.
  • this register may not exist: it is then defined once for all in the controller 19 that, for example if the bit of regions is at zero, the pixel concerned is transparent, and vice versa.
  • the action to be undertaken can be defined directly by a group of bits in the words of the region register. Then the type register is entirely contained in the region register.
  • the 8 words of the region register are in practice grouped in 2 ⁇ 4, each of the groups of four addressing a channel. We can therefore define two windows (4 transitions) per plane. However, since the operation code contains the channel to be assigned, each word can also be addressed to one channel or the other. We can for example use the 8 words of the region register for the same channel, which allows to define 4 windows. In all cases the set of transitions of the set of planes, i.e. of the displayed image, is equal to the number of regions (at least as regards the action of the region controller ).
  • a region relating to channel # 1 is a rectangle in which there is transparency and outside of which there is for example the DYUV mode.
  • the region bit changes and we return to the display of the plane F.
  • a second region bit concerning channel # 2 that is to say the background, defines a transparent circle through which we would see the television image.
  • the device with the region register makes it possible to cover a line part with a series of pixels whose color remains constant between two abscissa identity signals of the comparator 12, which creates additional monochrome objects of any shape and possibly mobile.
  • the data to reload the region register 13 and possibly reprogram the controller 19 are introduced into the device by the same inputs P0-7 and / or P8-15 as the pixels. These inputs are in fact unused during the scanning returns, since the pixels are transmitted in real time, that is to say during the forward periods of the scanning.
  • the inputs WR1 and WR2 are used to indicate to the input multiplexer 5 that this is such data and no longer image pixels.
  • processor 2 have 32 bits. They are introduced into system 1 by halves, that is to say by 16 bits both on the inputs P0-7 and P8-15 together. In these words, four bits for example define the operation to be carried out, that is to say in general the register for receiving the information, and the other 28 bits represent said information itself.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Remote Sensing (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Image Generation (AREA)
  • Image Processing (AREA)
  • Studio Circuits (AREA)

Description

L'invention concerne un dispositif numérique synthétiseur d'images destiné notamment à gérer les recouvrements de plusieurs plans d'image décrits ligne par ligne selon un système de balayage de type télévision, associé à un microprocesseur et à au moins un générateur d'images qui engendre au moins une image en temps réel à partir d'une mémoire de pixels, dispositif comportant notamment un contrôleur pour gouverner le recouvrement d'une image de télévision par un plan d'image ou d'un plan d'images par un autre plan d'image .The invention relates to a digital image synthesizer device intended in particular for managing the overlaps of several image planes described line by line according to a television-type scanning system, associated with a microprocessor and at least one image generator which generates at least one image in real time from a pixel memory, device comprising in particular a controller for governing the overlap of a television image by an image plane or of an image plane by another plane image.

Un tel dispositif est utilisé notamment dans des processeurs vidéo d'ordinateurs domestiques, des contrôleurs de tube à rayons cathodiques multi-images ou bien des processeurs vidéo pour disque-audionumérique interactif, dit CD-I.Such a device is used in particular in video processors of home computers, multi-image cathode ray tube controllers or else video processors for interactive digital audio-disc, called CD-I.

Le but de l'invention est de fournir des moyens supplémentaires pour gérer le recouvrement d'une image par une autre. Des moyens pour ce faire sont connus du système de télétexte dit "Antiope". Dans ce système une matrice de caractères transmise numériquement peut être superposée à une image de télévision. Pour cela cette matrice est explorée en synchronisme avec le balayage de télévision par un compteur d'abscisse qui pointe successivement les caractères dans une mémoire de caractères, où l'un des bits de la description du caractère détermine si celui-ci est transparent ou non. Selon ce bit, l'image de télévision est affichée ou au contraire remplacée par la description du caractère pendant la durée de ce caractère. Ce système permet d'insérer des parties d'images (les caractères Antiope) engendrées par le dispositif dans une image (l'image de télévision) qui n'est pas engendrée par le dispositif. Le format des caractères superposés est fixé une fois pour toutes.The object of the invention is to provide additional means for managing the overlap of one image by another. Means for this are known from the so-called "Antiope" teletext system. In this system a digitally transmitted character matrix can be superimposed on a television picture. To do this, this matrix is explored in synchronism with the television scan by an abscissa counter which successively points to the characters in a character memory, where one of the bits of the character description determines whether it is transparent or not. . According to this bit, the television picture is displayed or, on the contrary, replaced by the description of the character for the duration of this character. This system allows parts of images (Antiope characters) generated by the device to be inserted into an image (television image) which is not generated by the device. The format of the superimposed characters is fixed once and for all.

Lorsque les deux images à traiter sont toutes les deux engendrées par le dispositif, un autre moyen est divulgué par la demande de brevet FR-A- 2 569 020. Selon ce document les objets à représenter sont rangés dans des mémoires correspondant chacune à un degré de priorité, et on engendre dans une mémoire d'image une carte des pixels de l'image. Pour cela on recherche pour chaque position de pixel s'il y a un objet dans la mémoire de priorité maximale, auquel cas on l'affiche, sinon on recherche dans la mémoire présentant la priorité suivante et ainsi de suite. Il convient en outre durant le remplissage de la mémoire d'image par un objet, de rechercher pour chaque pixel si il ne correspond pas au début d'un autre objet dans un mémoire plus prioritaire, auquel cas on lira à partir de ce pixel le contenu de cette dernière mémoire.When the two images to be processed are all two generated by the device, another means is disclosed by patent application FR-A-2,569,020. According to this document, the objects to be represented are stored in memories each corresponding to a degree of priority, and one generates in a memory image a pixel map of the image. For this, we search for each pixel position if there is an object in the memory with maximum priority, in which case it is displayed, otherwise we search in the memory with the next priority and so on. It is also advisable during the filling of the image memory by an object, to search for each pixel if it does not correspond to the beginning of another object in a higher priority memory, in which case we will read from this pixel the contents of this last memory.

Dans ce système, il est nécessaire de préparer à l'avance la mémoire d'image. Le processus de sa modification est trop long pour permettre d'en corriger le contenu entre une ligne de balayage et la suivante, et l'image est modifiée, pour créer des objets mobiles, au cours des retours de balayage de trame.In this system, it is necessary to prepare the image memory in advance. The process of modifying it is too long to allow its content to be corrected between one scan line and the next, and the image is modified, to create moving objects, during the frame scan returns.

Le dispositif selon l'invention permet de faire varier au cours d'une ligne les priorités des différentes images et de modifier les priorités pendant le retour entre une ligne et la suivante, car très peu de données sont suffisantes pour obtenir cet effet.The device according to the invention makes it possible to vary the priorities of the different images during a line and to modify the priorities during the return between one line and the next, because very little data is sufficient to obtain this effect.

Le dispositif selon l'invention est notamment remarquable en ce qu'il comporte un registre dit de régions contenant une série de mot comportant notamment une valeur d'abscisse, des moyens pour recharger ce registre à partir du générateur d'images pendant les retours de balayage de ligue, un compteur d'abscisse courante des pixels affichés, un compteur pointeur des mots du registre de région, un comparateur de valeur d'abscisse qui compare le contenu du compteur d'abscisse courante avec l'abscisse contenue dans le mot pointé dans le registre de région par le compteur des mots, et produit lorsqu'il y a identité un signal qui déclenche la mise en place d'un parmi au moins deux types prédéterminés de recouvrement des plans d'images, et incrémente le compteur des mots du re gistre de régions.The device according to the invention is notably remarkable in that it comprises a so-called region register containing a series of words comprising in particular an abscissa value, means for reloading this register from the image generator during the returns of league scan, a current abscissa counter of the displayed pixels, a pointer counter of the words in the region register, an abscissa value comparator which compares the content of the current abscissa counter with the abscissa contained in the pointed word in the region register by the word counter, and produces, when there is identity, a signal which triggers the establishment of one of at least two predetermined types of overlapping of the image planes, and increments the word counter tough register of regions.

En outre le dispositif comporte avantageusement un registre dit des types de recouvrements, dans lequel sont définis au moins deux des susdits types prédéterminés de recouvrement et ce registre est divisé en plusieurs parties, une partie étant constituée par un premier jeu de bits contenu dans le registre de régions, une autre partie étant contituée par un deuxième jeu de bits de commande du contrôleur, le premier jeu de bits étant un code d'opération pouvant provoquer le changement d'un bit conditionnel, dit de régions, à chaque état duquel correspond un type de recouvrement défini par le deuxième jeu de bits.In addition, the device advantageously comprises a register known as types of recoveries, in which at least two of the above-mentioned predetermined types of recovery are defined and this register is divided into several parts, one part being constituted by a first set of bits contained in the register. of regions, another part being formed by a second set of controller control bits, the first set of bits being an operation code which can cause the change of a conditional bit, called of regions, to each state of which corresponds a type of overlap defined by the second set of bits.

Grâce à cette disposition qui associe un code d'opération à chacune des abscisses il est possible de réaliser à partir de chaque abscisse définie dans le registre des régions un type de recouvrement différent. Du fait que le registre de régions contient peu de données il peut être rechargé rapidement, et les moyens pour recharger le registre de régions sont avantageusement actifs pendant les retours de balayage de ligne.Thanks to this arrangement which associates an operation code with each of the abscissae, it is possible to carry out from each abscissa defined in the register of regions a different type of recovery. Since the region register contains little data, it can be reloaded quickly, and the means for reloading the region register are advantageously active during the line scan returns.

En changeant par exemple les abscisses entre une ligne et la suivante, on peut décrire des fenêtres de recouvrements de forme quelconque. Si au contraire le registre est conservé inchangé, les bords latéraux des fenêtres sont des droites verticales.By changing, for example, the abscissa between one line and the next, we can describe windows of overlap of any shape. If on the contrary the register is kept unchanged, the side edges of the windows are vertical lines.

En outre il est possible qu'un des types de recouvrement des plans d'images soit un recouvrement par une série de pixels dont la couleur reste constante entre deux signaux d'identité d'abscisse.In addition, it is possible that one of the types of overlapping of the image planes is an overlapping by a series of pixels whose color remains constant between two abscissa identity signals.

Un tel recouvrement engendre un domaine de couleurs dont le contour est déterminé par les abscisses indiquées à chaque ligne dans le registre de régions. Ainsi il est possible de créer un objet nouveau monochrone en supplément des images engendrées à partir des mémoires de pixels.Such an overlap generates a range of colors whose contour is determined by the abscissas indicated on each line in the region register. Thus it is possible to create a new monochrome object in addition to the images generated from the pixel memories.

Dans le cas ou le générateur d'image engendre plusieurs images, ou bien s'il y a plusieurs générateurs d'image, il est possible d'appliquer le dispositif au recou vrement d'une de ces deux images par l'autre. Alors les mots du registre de régions comportent avantageusement l'indication de l'image concernée, afin de permettre le traitement de deux plans d'image avec un même registre de régions.In the case where the image generator generates several images, or else if there are several image generators, it is possible to apply the device to the recou one of these two images by the other. Then the words in the region register advantageously include the indication of the image concerned, in order to allow the processing of two image planes with the same region register.

Au lieu d'utiliser un simple recouvrement d'une partie d'image par une autre, des effets plus complexes peuvent être obtenus si l'on dispose de plusieurs images dans le dispositif, lorsqu'un des type de recouvrement d'images consiste en un mélange pondéré des couleurs de deux images, et que les mots du registre de régions comportent une zone pour indiquer une valeur de pondération.Instead of using a simple overlapping of one image part with another, more complex effects can be obtained if there are several images in the device, when one of the types of image overlapping consists of a weighted mixture of the colors of two images, and that the words of the region register include an area to indicate a weighting value.

La description qui va suivre, en regard des dessins annexés, décrivant des exemples non limitatifs fera bien comprendre comment l'invention peut être réalisée.The description which follows, with reference to the appended drawings, describing nonlimiting examples will make it clear how the invention can be implemented.

La figure 1 est un schéma synoptique illustrant une application du dispositif selon l'invention.Figure 1 is a block diagram illustrating an application of the device according to the invention.

La figure 2 est un schéma synoptique d'un dispositif selon l'invention.Figure 2 is a block diagram of a device according to the invention.

La figure 3 représente schématiquement un écran d'affichage vidéo avec une fenêtre créée par le dispositif selon l'invention.FIG. 3 schematically represents a video display screen with a window created by the device according to the invention.

La figure 4 illustre le contenu d'un mot du registre de régions.Figure 4 illustrates the content of a word in the region register.

Dans la figure 1 le dispositif selon l'invention est indiqué par la référence 1. Il est utilisé en association avec un microprocesseur 24, lui-même relié par son bus avec un générateur d'images 2, 3, 4 qui engendre en temps réel c'est-à-dire en synchronisme avec un balayage par lignes successives du type télévision, des mots successifs dont chacun définit un pixel de l'image. Ce générateur est constitué ici d'un processeur maître 2 qui bâtit une image à partir d'éléments descriptifs d'objets mémorisés dans une mémoire de pixels 3 à laquelle il est relié par un bus 11, et d'un processeur esclave identique 2B associé à une mémoire 3B. Le processeur maître est en outre associé à un processeur graphique 4 qui est relié au bus principal et aussi au bus 11 de la mémoire, et soustraite certaines opérations répétitives pour augmenter la puissance du processeur maître. De tels processeurs sont décrits par exemple dans les documents FR-A- 2 569 020 et EP-A-0145046. Le processeur esclave est appelé ainsi uniquement parceque son horloge et sa synchronisation lui sont imposées par le processeur maître. Il engendre des images dont le contenu est indépendant de celles du processeur maître.In Figure 1 the device according to the invention is indicated by the reference 1. It is used in combination with a microprocessor 24, itself connected by its bus with an image generator 2, 3, 4 which generates in real time that is to say in synchronism with a scanning by successive lines of the television type, successive words each of which defines a pixel of the image. This generator consists here of a master processor 2 which builds an image from descriptive elements of objects stored in a pixel memory 3 to which it is connected by a bus 11, and of an identical slave processor 2B associated to a 3B memory. The master processor is also associated with a graphics processor 4 which is connected to the main bus and also to the bus 11 of the memory, and subtracts certain repetitive operations to increase the power of the master processor. Such processors are described for example in the documents FR-A-2,569,020 and EP-A-0145046. The slave processor is so called only because its clock and its synchronization are imposed on it by the master processor. It generates images whose content is independent of those of the master processor.

Le dispositif 1 engendre les composantes rouge, vert, bleu d'une image composite, sur trois sorties analogiques RGB, pour attaquer un téléviseur ou un moniteur équipé d'entrées vidéo pour les trois couleurs. Le dispositif traite plusieurs images en parallèle et finalement les combine en faisant des recouvrements ou des additions avec les valeurs de pixels, et ceci pixel par pixel. La commande du dispositif est faite par des octets de contrôle passant par les ports d'entrée de pixels durant des séquences de commande, pendant les périodes de retour de balayage.The device 1 generates the red, green, blue components of a composite image, on three analog RGB outputs, to attack a television set or a monitor equipped with video inputs for the three colors. The device processes several images in parallel and finally combines them by making overlaps or additions with the pixel values, and this pixel by pixel. The device is controlled by control bytes passing through the pixel input ports during control sequences, during the scan back periods.

Les deux flux d'entrée peuvent être traités de diverses façons pour engendrer de 1 à 3 images, selon le mode choisi. Le recouvrement d'images de télévision est commandé par le dispositif.The two input streams can be processed in various ways to generate 1 to 3 images, depending on the mode chosen. The overlay of television images is controlled by the device.

Le processeur maître 2 fournit au dispositif 1 des octets de données décrivant notamment les pixels d'une image via une connexion à 8 fils P0-7 et le rythme nécessaire pour la lecture de ces données est transmis par une connexion PCLK1. De façon semblable le processeur esclave 2B fournit les données pour une autre image via les connexions P8-15 et PCLK2.The master processor 2 supplies the device 1 with bytes of data describing in particular the pixels of an image via an 8-wire connection P0-7 and the rhythm necessary for reading this data is transmitted by a PCLK1 connection. Similarly, the slave processor 2B supplies the data for another image via the connections P8-15 and PCLK2.

La figure 2 représente plus en détail le contenu du dispositif 1 de la figure 1. Il est divisé en deux canaux à peu près identiques # 1 et # 2 correspondant chacun à au moins une image. Les éléments du canal # 2 qui correspondent à ceux du canal # 1 portent les mêmes références avec en plus un indice B.FIG. 2 represents in more detail the content of the device 1 of FIG. 1. It is divided into two roughly identical channels # 1 and # 2 each corresponding to at least one image. The elements of channel # 2 which correspond to those of channel # 1 have the same references with an additional index B.

Le dispositif comporte en entrée un multiplexeur 5 auquel sont amenés les octets de pixels en P0-7 et P8-15, et les horloges PCKL1-2. Dans le cas le plus simple les octets P0-7 sont exploités par le canal # 1 et les octets P8-15 sont exploités par le canal # 2. Mais on peut aussi croiser les entrées. On peut aussi envoyer 4 bits P8-11 vers le canal # 1, où ils sont associés à 4 bits P0-3 pour constituer 8 bits. On peut aussi utiliser l'ensemble des 16 bits pour un seul canal. D'autres combinaisons peuvent encore être imaginées facilement. C'est un mot appliqué à l'entrée MODE 1-2 qui programme le multiplexeur pour choisir une de ces combinaisons.The device comprises as input a multiplexer 5 to which the pixel bytes in P0-7 and P8-15 are brought, and the clocks PCKL1-2. In the simplest case, bytes P0-7 are used by channel # 1 and bytes P8-15 are operated by channel # 2. But we can also cross entries. You can also send 4 bits P8-11 to channel # 1, where they are associated with 4 bits P0-3 to constitute 8 bits. You can also use all 16 bits for a single channel. Other combinations can still be imagined easily. It is a word applied to the MODE 1-2 input which programs the multiplexer to choose one of these combinations.

Les données issues du multiplexeur 5 transitent pour chaque voie par un circuit "latch" 8, 8b qui maintient la valeur des bits jusqu'à la validation des suivants.The data from the multiplexer 5 pass for each channel by a "latch" circuit 8, 8b which maintains the value of the bits until the validation of the following ones.

Les données sont amenées aux décodeurs de couleur 15, 16, 15B, 16B dont les sorties sont appliquées à des multiplexeurs de sorties 18, 18B gouvernés par un contrôleur 19 de recouvrement de l'image par l'autre, et un registre de MODE. Ce dernier est constitué et relié de façon connue en informatique à la plupart des éléments de la figure pour mettre en place les différents modes de fonctionnement qui seront décrits plus loin. Il n'est pas représenté pour ne pas compliquer la figure. Pour la même raison, quelques interconnexions secondaires ne sont pas représentées.The data is brought to the color decoders 15, 16, 15B, 16B, the outputs of which are applied to output multiplexers 18, 18B governed by a controller 19 for overlapping the image by the other, and a MODE register. The latter is constituted and connected in a known manner in computer science to most of the elements of the figure to set up the different modes of operation which will be described later. It is not shown in order not to complicate the figure. For the same reason, some secondary interconnections are not shown.

Les sorties des multiplexeurs 18, 18b sont enfin amenées à un additionneur-convertisseur 22 qui additionne numériquement les images de deux canaux, puis convertit les données numériques en valeurs analogiques rouge, vert, bleu présentes sur les connexions respectivement R, G, B qui sont directement applicables aux étages vidéo d'un téléviseur ou d'un moniteur couleur. On pourrait aussi bien convertir d'abord les images en valeurs analogiques avec plusieurs convertisseurs, puis additionner ensuite ces valeurs analogiquement.The outputs of the multiplexers 18, 18b are finally brought to an adder-converter 22 which digitally adds the images of two channels, then converts the digital data into red, green, blue analog values present on the connections R, G, B respectively which are directly applicable to the video stages of a color television or monitor. We could as well convert the images to analog values first with several converters, then add these values analogically.

Deux circuits de pondération 20 , 20B gouvernés eux aussi par le contrôleur 19 fournissent chacun à l'additionneur 22 une valeur numérique dite de pondération par laquelle ce dernier multiplie les données d'amplitude de couleur de chaque canal avant de les additionner.Two weighting circuits 20, 20B also governed by the controller 19 each provide the adder 22 with a so-called weighting digital value by which the latter multiplies the color amplitude data of each channel before adding them.

Dans le cas le plus simple, ces valeurs de pondération sont 1/0 ou 0/1 pour choisir respectivement l'image du canal # 1 ou celle du canal # 2. Mais d'autres valeurs intermédiaires, par exemple 0,5/0,5, fournissent à volonté un mélange des deux images, par exemple pour créer un effet de fondu-enchaîné.In the simplest case, these weighting values are 1/0 or 0/1 to choose the image of channel # 1 or that of channel # 2 respectively. But others intermediate values, for example 0.5 / 0.5, provide a mixture of the two images at will, for example to create a crossfade effect.

En outre des signaux CLK de synchronisation de ligne d'image sont fournis par le processeur maître de la figure 1 à un circuit d'horloge interne 6 qui synchronise les fonctions du dispositif.In addition, CLK image line synchronization signals are supplied by the master processor of FIG. 1 to an internal clock circuit 6 which synchronizes the functions of the device.

Les données d'entrée peuvent définir la couleur d'un pixel selon plusieurs procédés :
   Dans un premier procédé, chaque pixel est défini par un jeu de 8 bits représentant un code de couleur. Ce jeu de bits est donc utilisé pour pointer une adresse dans une mémoire vive rapide qui fournit les valeurs de couleur. Un tel système, qui est appelé palette, et porte l'indication CLUT1 ou CLUT2 (Colour Look Up Table en langue anglaise), est référencé 15, 15B sur la figure 2.
The input data can define the color of a pixel according to several methods:
In a first method, each pixel is defined by a set of 8 bits representing a color code. This bit set is therefore used to point an address into a fast RAM which provides the color values. Such a system, which is called a palette, and bears the indication CLUT1 or CLUT2 (Color Look Up Table in English), is referenced 15, 15B in FIG. 2.

Dans une variante chaque octet du canal #1 définit deux pixels avec 4 bits par pixel et la palette CLUT1 est divisée sous la commande du registre de MODE en deux blocs correspondant chacun à 4 bits d'adresse ce qui fournit deux images pouvant présenter chacune 16 couleurs différentes. Cette variante peut être utilisée pour fournir deux images différentes à la sorties du canal # 1.In a variant each byte of channel # 1 defines two pixels with 4 bits per pixel and the palette CLUT1 is divided under the command of the MODE register into two blocks each corresponding to 4 address bits which provides two images which can each present 16 different colors. This variant can be used to provide two different images at the output of channel # 1.

Un autre procédé pour définir la couleur consiste, comme on le fait en télévision, à fournir séparément la luminance dite "Y" et deux différences de couleur dites U et V. En outre pour diminuer la quantité de données nécessaires on se contente de transmettre la différence D entre deux pixels successifs. La valeur absolue est donnée une fois au début de chaque ligne pour recaler les valeurs en cas d'erreur durant une ligne. Cette manière est appelée DYUV. Elle nécessite seulement un octet par pixel, les données Y, U et V étant codées chacune au moyen de quatre bits, et les données U et V étant transmises chacune sur quatre bits, dans un octet sur deux seulement, tour à tour. Un décodeur DYUV1 ou DYUV2 (référence 16, 16B) réalise le décodage dans ce procédé, qui est utilisé lorsqu'on traite des images naturelles aux couleurs subtiles.Another method for defining the color consists, as is done in television, in providing separately the so-called "Y" luminance and two color differences called U and V. In addition to reduce the amount of data required, we simply transmit the difference D between two successive pixels. The absolute value is given once at the start of each line to readjust the values in the event of an error during a line. This way is called DYUV. It requires only one byte per pixel, the data Y, U and V being coded each by means of four bits, and the data U and V being transmitted each on four bits, in only one byte in two only, in turn. A DYUV1 or DYUV2 decoder (reference 16, 16B) performs the decoding in this process, which is used when processing natural images with subtle colors.

Un troisième procédé utilisé dans le cas d'images de synthèse ordinaires, consiste à coder directement à l'entrée les couleurs rouge, vert, bleu (RVB direct) au moyen de 5 bits par couleur, plus 1 bit de transparence, ce qui constitue des mots de 16 bits. Par souci économique les entrées B0-7 et B8-15 sont utilisées ensemble et procurent donc seulement la capacité d'entrée pour une seule image. (Les deux processeurs 2 et 2B de la figure 1 travaillent en parallèle pour fournir chacun la moitié des bits). Cette image unique vient bien entendu s'ajouter à l'image de télévision extérieure.A third method used in the case of ordinary synthetic images, consists in directly coding the colors red, green, blue (direct RGB) by means of 5 bits per color, plus 1 bit of transparency, which constitutes 16-bit words. For economic reasons, inputs B0-7 and B8-15 are used together and therefore only provide the input capacity for a single image. (The two processors 2 and 2B in FIG. 1 work in parallel to each supply half of the bits). This unique image is of course added to the image of outdoor television.

Dans ce cas le code de couleur ne transite pas par un décodeur puisqu'il correspond directement au codage nécessaire à l'entrée des multiplexeurs de sortie. Toutefois, les décodages utilisés dans les autres procédés demandent un certain temps. Pour assurer le synchronisme des images "RVB direct" avec les images obtenues par les autres procédés, il faut donc les retarder. A cet effet, sont prévus deux registres à décalage "FIFO" (pour First In, First Out en langue anglaise) référencés 14, 14B, dont les sorties sont réunies pour fournir l'image unique. Pour compenser ces retards, dans le cas ou l'image du dispositif est associée à une image de télévision, un circuit extérieur du type dit PLL, asservi par la synchronisation de la télévision, fournit au dispositif une synchronisation générale qui est en avance sur celle de la télévision.In this case, the color code does not pass through a decoder since it corresponds directly to the coding necessary for the input of the output multiplexers. However, the decodings used in the other methods require a certain time. To ensure the synchronism of the "direct RGB" images with the images obtained by the other methods, it is therefore necessary to delay them. To this end, two shift registers "FIFO" (for First In, First Out) are provided, referenced 14, 14B, the outputs of which are combined to provide the single image. To compensate for these delays, in the case where the image of the device is associated with a television image, an external circuit of the so-called PLL type, controlled by the synchronization of the television, provides the device with general synchronization which is ahead of that from television.

Les sorties des différents décodeurs de couleur sont reliées à des entrées du multiplexeur 18 ou 18B qui transmet l'un ou l'autre des signaux. En outre une entrée indiquée avec un zéro permet de supprimer en permanence l'image d'un canal. Des configurations variées peuvent être programmées en chargeant le registre de mode. Ce dernier groupe des bits définissant le mode du canal # 1 et du canal # 2, et les sources de données pour chaque canal. Les deux flux de données de chacun 8 bits en parallèle peuvent être combinés ou séparés. On définit des plans successifs ainsi qu'un arrière plan et un premier plan. Le canal # 1 est plutôt utilisé pour définir l'image de premier plan et peut être programmé pour trans mettre les données de l'une des manières suivantes :

  • hors service
  • une image à partir de DYUV1,
  • une image à partir de la palette CLUT1
  • deux images à partir de la palette CLUT1
  • une image à partir de la palette CLUT2
The outputs of the various color decoders are connected to inputs of the multiplexer 18 or 18B which transmits one or the other of the signals. In addition, an entry indicated with a zero permanently deletes the image of a channel. Various configurations can be programmed by loading the mode register. This last group of bits defining the mode of channel # 1 and channel # 2, and the data sources for each channel. The two data streams of each 8 bits in parallel can be combined or separated. We define successive planes as well as a background and a foreground. Channel # 1 is rather used to define the foreground image and can be programmed for trans put the data in one of the following ways:
  • out of order
  • an image from DYUV1,
  • an image from the CLUT1 palette
  • two images from the CLUT1 palette
  • an image from the CLUT2 palette

Le canal # 2 est plutôt utilisé pour définir l'arrière plan et peut être programmé pour transmettre les données de l'une des manières suivantes :

  • hors service
  • une image à partir de DYUV2
  • une image à partir de la palette CLUT2
  • une image RVB directe, issue des registres FIFO
Channel # 2 is instead used to set the background and can be programmed to transmit data in one of the following ways:
  • out of order
  • an image from DYUV2
  • an image from the CLUT2 palette
  • a direct RGB image from FIFO registers

Le décodeur CLUT1 pouvant fournir deux images, c'est donc jusqu'à trois images qui peuvent être représentées par exemple sur l'écran d'un téléviseur en surimpression sur l'image du téléviseur. En outre un curseur déplaçable en premier plan peut être prévu. Il est engendré par un générateur 23 qui fournit à l'additionneur 22 un carré de 16×16 pixels définis chacun par un seul bit, et qui est toujours superposé à toute autre image lorsqu'il est présent. Les images engendrées sont donc combinées pour définir l'image finale en superposant jusqu'à 5 plans différents qui sont :

  • le plan curseur
  • un premier avant plan (canal #1)
  • un deuxième avant plan (canal #1)
  • un arrière plan (canal #2)
  • le plan de l'image de télévision.
Since the CLUT1 decoder can provide two images, it is therefore up to three images which can be represented for example on the screen of a television superimposed on the image of the television. In addition, a cursor movable in the foreground can be provided. It is generated by a generator 23 which provides the adder 22 with a square of 16 × 16 pixels each defined by a single bit, and which is always superimposed on any other image when it is present. The images generated are therefore combined to define the final image by superimposing up to 5 different planes which are:
  • the cursor map
  • a foreground (channel # 1)
  • a second foreground (channel # 1)
  • a background (channel # 2)
  • the plane of the television picture.

Une première fonction du dispositif consiste à définir quelle est la position relative de chaque plan intermédiaire.A first function of the device consists in defining what is the relative position of each intermediate plane.

Une deuxième fonction est de définir des zones transparentes dans les plans pour permettre de voir les plans situés derrière.A second function is to define transparent areas in the planes so that the planes behind them can be seen.

Ceci est fait par le contrôleur 19. La figure 3 donne un exemple très simple avec deux plans. Le plan avant F est transparent au niveau d'un rectangle au travers duquel apparait le plan arrière B.This is done by the controller 19. Figure 3 gives a very simple example with two planes. The front plan F is transparent at the level of a rectangle through which appears the rear plane B.

Plusieurs procédés peuvent être utilisés pour créer de telles fenêtres transparentes. L'un d'eux a été mentionné plus haut à propos du mode RVB direct dans lequel un bit particulier définit la transparence.Several methods can be used to create such transparent windows. One of them was mentioned above about the direct RGB mode in which a particular bit defines transparency.

Dans un procédé voisin plus universel mais plus compliqué à décoder, une couleur particulière a la signification : "transparent". Il s'agit d'une couleur définie par ses composantes rouge vert bleu. C'est donc à la sortie de la palette que l'on peut rechercher si cette couleur est présente. C'est la fonction des trois comparateurs "Comp" référencés 17, 170, 17B. Ces comparateurs vérifient à chaque pixel si la couleur correspond à une couleur prédéterminée, auquel cas le pixel est transparent. Les comparateurs délivrent alors un signal amené au contrôleur de recouvrement 19 qui programme le multiplexeur 18, 18B correspondant pour qu'il cesse de transmettre l'image pendant la durée d'affichage du pixel en question.In a neighboring process that is more universal but more complicated to decode, a particular color has the meaning: "transparent". It is a color defined by its red green blue components. It is therefore at the exit of the palette that we can search if this color is present. This is the function of the three "Comp" comparators referenced 17, 170, 17B. These comparators check at each pixel whether the color corresponds to a predetermined color, in which case the pixel is transparent. The comparators then deliver a signal brought to the recovery controller 19 which programs the corresponding multiplexer 18, 18B so that it ceases to transmit the image during the display duration of the pixel in question.

Dans le cas où le ou les plan(s) engendré(s) par le dispositif sont superposés à une image de télévision, une sortie VDS du contrôleur de recouvrement est relié à la broche adhoc de la prise péri-télévision du téléviseur pour assurer la commutation entre l'image de télévision et celle(s) issue(s) du dispositif.In the case where the plane (s) generated by the device are superimposed on a television image, a VDS output of the recovery controller is connected to the adhoc pin of the peri-television socket of the television to ensure the switching between the television image and that (s) from the device.

Dans le cas du procédé DYUV la précision de la définition de couleur est insuffisante pour obtenir une comparaison fiable et le procédé de couleur transparente n'est pas utilisé.In the case of the DYUV method, the precision of the color definition is insufficient to obtain a reliable comparison and the transparent color method is not used.

La description qui précède concerne l'environnement de l'invention et a pour but de permettre une meilleure compréhension de cette dernière.The foregoing description relates to the environment of the invention and is intended to allow a better understanding of the latter.

La transparence des plans peut aussi être contrôlée selon un mécanisme de codage dont le dispositif de mise en oeuvre constitue l'objet principal de la présente invention. Selon ce mécanisme, des points de transition sont définis durant chaque ligne de balayage et en ces points de transition le mode d'affichage change. La position horizontale de ces points, et la nature du changement d'affichage peuvent en outre être définies durant les retour de balayage.The transparency of the plans can also be controlled according to a coding mechanism whose implementation device constitutes the main object of the present invention. According to this mechanism, transition points are defined during each scan line and at these transition points the display mode changes. The horizontal position of these points, and the nature of the display change can also be defined during the sweep returns.

Pour mettre en oeuvre ce mécanisme, un registre 13 de région est utilisé. Il est ainsi nommé parcequ'il permet de définir des régions dans l'image. Ce registre contient par exemple 8 mots de 24 bits. Un de ces mots est illustré à la figure 4. Il contient 4 bits CH0-3 qui représentent une action à entreprendre, 10 bits RL0-9 qui représentent une abscisse exprimée en nombre de pixels et 7 bits PA0-6 optionnels. Trois bits X sont inutilisés. Un compteur d'abscisse 7 (figure 2) lié à l'horloge interne 6 permet de savoir à chaque instant quel est dans la ligne le numéro du pixel en cours de traitement. En outre un compteur 10 pointe un mot du registre de régions. Ce compteur est réinitialisé à chaque retour de ligne. Un comparateur 12 reçoit d'une part l'abscisse courante à partir du compteur 7 et d'autre part l'abscisse inscrite dans les bits RL0-9 du mot pointé dans le registre de régions 13 par le compteur-pointeur 10. Les bits CH0-3 de ce mot sont en outre transmis au contrôleur 19 par la connexion 25.To implement this mechanism, a region register 13 is used. It is so named because it allows you to define regions in the image. This register contains for example 8 words of 24 bits. One of these words is illustrated in FIG. 4. It contains 4 bits CH0-3 which represent an action to be undertaken, 10 bits RL0-9 which represent an abscissa expressed in number of pixels and 7 optional bits PA0-6. Three X bits are unused. An abscissa counter 7 (FIG. 2) linked to the internal clock 6 makes it possible to know at all times what is in the line the number of the pixel being processed. In addition, a counter 10 points to a word in the region register. This counter is reset on each line feed. A comparator 12 receives on the one hand the current abscissa from the counter 7 and on the other hand the abscissa registered in the bits RL0-9 of the word pointed in the region register 13 by the counter-pointer 10. The bits CH0-3 of this word are also transmitted to the controller 19 by the connection 25.

Le comparateur 12 compare en permanence les deux abscisses et lorsqu'il y a identité des abscisses, il délivre sur la connexion 26 un signal qui est amené au contrôleur 19, lequel exécute l'action décrite par les bits CH0-3, et au pointeur 10 des mots du registre de région pour l'incrémenter. C'est donc une nouvelle abscisse qui est dorénavant comparée par le comparateur 12, avec une nouvelle action à entreprendre lors de l'identité des abscisses et ainsi de suite jusqu'au dernier mot, ou jusqu'à la fin de la ligne. Bien entendu il serait possible dans une variante de compter les abscisses image par image au lieu de ligne par ligne, toutefois cela accroîtrait inutilement la capacité nécessaire pour les registres.The comparator 12 constantly compares the two abscissas and when there is identity of the abscissas, it delivers on the connection 26 a signal which is brought to the controller 19, which performs the action described by the bits CH0-3, and to the pointer 10 words from the region register to increment it. It is therefore a new abscissa which is henceforth compared by the comparator 12, with a new action to be undertaken during the identity of the abscissas and so on until the last word, or until the end of the line. Of course it would be possible in a variant to count the abscissae image by image instead of line by line, however this would unnecessarily increase the capacity necessary for the registers.

Le contrôleur 19 des recouvrements comporte dans un registre au moins un bit dit "de région" . Dans le présent exemple il en comporte deux qui sont affectés chacun à un des canaux. Il pourrait aussi affecter ces bits aux images et en comporter trois puisque trois images peuvent être disponibles. D'une façon générale il peut en comporter autant que d'images à traiter. Parmi les différents modes possibles gouvernés par le contrôleur 19, un mode est choisi par programmation, par exemple à l'aide d'un jeu de 4 bits par plan, appelés bits T, chargés par le processeur maître au cours d'un temps de retour de balayage, et ces quatre bits indiquent la signification du bit de région. Un exemple indiquant différentes programmations possibles est indiqué par le tableau I qui concerne quatre bits T10-13 contenus dans un registre du contrôleur 19 et concernant le premier avant plan. Il existe bien entendu deux autres groupes de quatre bits concernant chacun un des autres plans.The recovery controller 19 comprises in a register at least one so-called "region" bit. In the present example, there are two which are each assigned to one of the channels. It could also assign these bits to images and have three since three images may be available. In general, it can include as many as there are images to be processed. Among the different possible modes governed by the controller 19, one mode is chosen by programming, for example using a set of 4 bits per plane, called bits T, loaded by the master processor during a time of scan return, and these four bits indicate the meaning of the region bit. An example indicating different possible programming is indicated by table I which relates to four bits T10-13 contained in a register of the controller 19 and relating to the foreground. There are of course two other groups of four bits each concerning one of the other planes.

On appelle :
BR : le bit de région
BT : le bit no16 indiquant la transparence en mode RVB direct
CT : le bit délivré par les comparateurs de couleur transparente. Tableau I Contenu des bits Condition pour que le pixel soit transparent. T13 T12 T11 T10 0 0 0 0 aucune : tous les pixels sont transparents 0 0 0 1 CT est haut 0 0 1 0 BT est haut 0 0 1 1 BR # 1 est haut 0 1 0 0 BR # 2 est haut 0 1 0 1 BR # 1 ou CT est haut 0 1 1 0 BR # 2 ou CT est haut 1 0 0 0 aucune : aucun pixel transparent 1 0 0 1 CT est bas 1 0 1 0 BT est bas 1 0 1 1 BR # 1 est bas 1 1 0 0 BR # 2 est bas 1 1 0 1 BR # 1 ou CT est bas 1 1 1 0 BR # 2 ou CT est bas.
We call :
BR: the region bit
BT: bit No. 16 showing transparency in RGB direct mode
CT: the bit delivered by the transparent color comparators. Table I Bit content Condition for the pixel to be transparent. T13 T12 T11 T10 0 0 0 0 none: all pixels are transparent 0 0 0 1 CT is high 0 0 1 0 BT is high 0 0 1 1 BR # 1 is high 0 1 0 0 BR # 2 is high 0 1 0 1 BR # 1 or CT is high 0 1 1 0 BR # 2 or CT is high 1 0 0 0 none: no transparent pixels 1 0 0 1 CT is low 1 0 1 0 BT is low 1 0 1 1 BR # 1 is low 1 1 0 0 BR # 2 is low 1 1 0 1 BR # 1 or CT is low 1 1 1 0 BR # 2 or CT is low.

On voit qu'avec un tel procédé, les possibilités sont très grandes puisqu'on peut tenir compte ou non de chacun des bits BR#1, BR#2, BT, CT disponibles. En outre il est possible que deux plans soient ensemble non transparents, mais avec une pondération qui fournit un mélange des deux images.We see that with such a method, the possibilities are very great since we can take into account or not each of the bits BR # 1, BR # 2, BT, CT available. In addition it is possible that two planes are together not transparent, but with a weighting which provides a mixture of the two images.

Un exemple indiquant différentes actions commandées par les bits CHO-3 du mot pointé dans le registre de régions est fourni par le tableau II suivant : Contenu des 4 bits : Action à entreprendre 0 0 0 0 Fin des changements pour la ligne en cours 1 0 0 0 Bit de région mis à zéro. 1 0 0 1 Bit de région mis à un. 0 1 0 0 Modifier pondération canal # 1 0 1 1 0 Modifier pondération canal # 2 1 1 0 0 Bit de région mis à zéro + modifier pondération canal #1 1 1 1 0 Bit de région mis à zéro + modifier pondération canal #2 1 1 0 1 Bit de région mis à un + modifier pondération canal #1 1 1 1 1 Bit de région mis à un + modifier pondération canal #2 An example indicating various actions controlled by the bits CHO-3 of the word pointed in the register of regions is provided by the following table II: Content of the 4 bits: Action to take 0 0 0 0 End of changes for the current line 1 0 0 0 Region bit set to zero. 1 0 0 1 Region bit set to one. 0 1 0 0 Change channel weighting # 1 0 1 1 0 Change channel weighting # 2 1 1 0 0 Region bit set to zero + change channel weighting # 1 1 1 1 0 Region bit set to zero + change channel weighting # 2 1 1 0 1 Region bit set to + change channel weighting # 1 1 1 1 1 Region bit set to + change channel weighting # 2

Lorsqu'une action concerne un des bits de région du contrôleur, celui des deux qui est concerné est défini par l'un des bit optionnels des mots du registre de région (PA6).When an action concerns one of the region bits of the controller, the one of the two which is concerned is defined by one of the optional bits of the words of the region register (PA6).

Lorsque l'action concerne une pondération, la nouvelle pondération est indiquée par d'autres bits optionnels (PAO-5). Ainsi l'ensemble des bits CHO-3 du mot de région et des bits T constitue un registre des types de recouvrement dans lequel sont définis au moins deux types prédéterminés de recouvrement des plans.When the action concerns a weighting, the new weighting is indicated by other optional bits (PAO-5). Thus the set of bits CHO-3 of the region word and the bits T constitutes a register of the types of overlap in which at least two predetermined types of overlap of the planes are defined.

Dans une variante simplifiée au maximum, ce registre peut ne pas exister : il est alors défini une fois pour toutes dans le contrôleur 19 que, par exemple si le bit de régions est à zéro, le pixel concerné est transparent, et vice et versa.In a simplified variant, this register may not exist: it is then defined once for all in the controller 19 that, for example if the bit of regions is at zero, the pixel concerned is transparent, and vice versa.

Dans une autre variante intermédiaire l'action à entreprendre peut être définie directement par un groupe de bits dans les mots du registre de régions. Alors le registre des types est tout entier contenu dans le registre de régions.In another intermediate variant, the action to be undertaken can be defined directly by a group of bits in the words of the region register. Then the type register is entirely contained in the region register.

Bien entendu les possibilités maximales sont offertes par la variante préférée décrite plus haut, combinant les bits CH du registre de régions et les bits T du contrôleur
   Le canal # 1 étant commandé par un seul bit de région, dans le cas ou la palette CLUT1 fournit deux images de premier plan, ces dernières sont affectées ensemble. Ceci n'empêche pas qu'il y ait des différences entre les transparences de ces deux premiers plans si l'on prévoit des conditions d'interprétation (tableau I) du bit de région différentes pour chacun de ces deux plans.
Of course, the maximum possibilities are offered by the preferred variant described above, combining the bits CH of the region register and the bits T of the controller.
The channel # 1 being controlled by a single region bit, in the case where the CLUT1 palette provides two foreground images, the latter are affected together. This does not prevent that there are differences between the transparencies of these first two planes if provision is made for conditions of interpretation (table I) of the bit of region different for each of these two planes.

Les 8 mots du registre de régions sont en pratique groupés en 2×4, chacun des groupes de quatre s'adressant à un canal. On peut donc définir deux fenêtres (soit 4 transitions) par plan. Mais du fait que le code d'opération contient le canal à affecter, chaque mot peut aussi s'adresser indifféremment à un canal ou à l'autre. On peut donc par exemple utiliser les 8 mots du registre de région pour le même canal, ce qui permet d'y définir 4 fenêtres. Dans tous les cas l'ensemble des transitions de l'ensemble des plans, c'est-à-dire de l'image affichée, est égale au nombre de régions (tout au moins en ce qui concerne l'action du contrôleur de région).The 8 words of the region register are in practice grouped in 2 × 4, each of the groups of four addressing a channel. We can therefore define two windows (4 transitions) per plane. However, since the operation code contains the channel to be assigned, each word can also be addressed to one channel or the other. We can for example use the 8 words of the region register for the same channel, which allows to define 4 windows. In all cases the set of transitions of the set of planes, i.e. of the displayed image, is equal to the number of regions (at least as regards the action of the region controller ).

Dans l'exemple présenté par la figure 3, une région concernant le canal # 1 (premier plan) est un rectangle dans lequel on a la transparence et hors duquel on a par exemple le mode DYUV. A l'abscisse X1 on entre dans la région transparente et le plan B correspondant au canal # 2 est visible. En arrivant à l'abscisse X2 inscrite dans le deuxième mot du registre de région, le bit de région change et on revient à l'affichage du plan F. On pourrait imaginer par exemple que, dans ce rectangle, un deuxième bit de région concernant le canal # 2 c'est-à-dire l'arrière plan y définisse un cercle transparent au travers duquel on verrait l'image de télévision. A droite de la figure est indiquée une zone qui représente les périodes de retour de ligne. Pendant ces périodes, il est possible de recharger le registre de régions. Tant qu'on ne change pas les mots du registre de régions, les mêmes actions sont répétées à chaque ligne , ce qui engendre des dessins à contours rectangulaires. Ainsi pour créer la fenêtre rectangulaire représentée sur la figure 3, il est seulement nécessaire d'effectuer un premier chargement (deux mots) durant la période To à la ligne précédant celle où se produit le début de la fenêtre et un deuxième chargement (deux mots) durant la période T3. Ainsi quatre mots suffisent pour créer une telle fenêtre. En outre, en changeant le contenu des mots de région lors de chaque retour de ligne, il est possible d'engendrer des formes de contour complexes. Les mots correspondants peuvent être préparés à l'avance par le générateur d'images 2, 3, 4 et lus au moment opportun ( par exemple To, T3). En particulier durant les retour de trame, le logiciel peut mettre à jour des zones de mémoire destinées à etre lues ensuite lors des retours de ligne, de façon à obtenir des transitions mobiles d'une image à l'autre. On peut ainsi engendrer des effets de balayage ou des fenêtres mobiles. La forme des dessins,leurs déplacements, les transitions sont entièrement sous le contrôle du logiciel.In the example presented by FIG. 3, a region relating to channel # 1 (foreground) is a rectangle in which there is transparency and outside of which there is for example the DYUV mode. At the abscissa X1 we enter the transparent region and the plane B corresponding to channel # 2 is visible. Arriving at the abscissa X2 registered in the second word of the region register, the region bit changes and we return to the display of the plane F. We could imagine by example that, in this rectangle, a second region bit concerning channel # 2, that is to say the background, defines a transparent circle through which we would see the television image. To the right of the figure is indicated an area which represents the line feed periods. During these periods, it is possible to reload the region register. As long as the words in the region register are not changed, the same actions are repeated on each line, which results in drawings with rectangular outlines. Thus to create the rectangular window represented on figure 3, it is only necessary to carry out a first loading (two words) during the period To with the line preceding that where the beginning of the window occurs and a second loading (two words ) during period T3. So four words are enough to create such a window. In addition, by changing the content of the region words during each line feed, it is possible to generate complex contour shapes. The corresponding words can be prepared in advance by the image generator 2, 3, 4 and read at the appropriate time (for example To, T3). In particular during frame returns, the software can update memory areas intended to be read then during line feeds, so as to obtain mobile transitions from one image to another. It is thus possible to generate sweeping effects or movable windows. The shape of the drawings, their movements, the transitions are entirely under the control of the software.

Il est aussi possible d'imaginer encore d'autres utilisations des régions : en augmentant le nombre de conditions d'interprétations des bits BR, BT, CT (ce qui nécessite 5 bits au lieu de 4 dans le tableau I) on ouvre de nouvelles possibilités telles que par exemple "le pixel a une couleur prédéterminée, quel que soit son code de couleur, si BR est haut". Ainsi le dispositif avec le registre de régions permet de recouvrir une partir de ligne par une série de pixels dont la couleur reste constante entre deux signaux d'identité d'abscisse du comparateur 12, ce qui crée des objets supplémentaires monochromes de forme quelconque et éventuellement mobiles.It is also possible to imagine other uses of the regions: by increasing the number of conditions for interpreting the bits BR, BT, CT (which requires 5 bits instead of 4 in table I) we open new ones possibilities such as for example "the pixel has a predetermined color, whatever its color code, if BR is high". Thus, the device with the region register makes it possible to cover a line part with a series of pixels whose color remains constant between two abscissa identity signals of the comparator 12, which creates additional monochrome objects of any shape and possibly mobile.

Les données pour recharger le registre de région 13 et reprogrammer éventuellement le controleur 19 sont introduites dans le dispositif par les mêmes entrées P0-7 et/ou P8-15 que les pixels. Ces entrées sont en effet inutilisées pendant les retours de balayage, puisque les pixels sont transmis en temps réel, c'est-à-dire pendant les périodes d'aller du balayage. Les entrées WR1 et WR2 servent à indiquer au multiplexeur 5 d'entrée qu'il s'agit de telles données et non plus de pixels d'image.The data to reload the region register 13 and possibly reprogram the controller 19 are introduced into the device by the same inputs P0-7 and / or P8-15 as the pixels. These inputs are in fact unused during the scanning returns, since the pixels are transmitted in real time, that is to say during the forward periods of the scanning. The inputs WR1 and WR2 are used to indicate to the input multiplexer 5 that this is such data and no longer image pixels.

Pendant les retours de balayage ligne il est possible de fournir au dispositif 1 (à la même cadence que celle des pixels pendant l'aller) au moins 64 octets : on pourrait donc recharger une vingtaine de mots de 24 bits dans le registre de régions. En pratique les possibilités du système sont accrues si on profite des périodes de retour pour recharger aussi d'autres registres. C'est pourquoi on a volontairement limité à 8 mots la capacité du registre de régions.During the line scan returns it is possible to supply device 1 (at the same rate as that of the pixels during the outward journey) at least 64 bytes: we could therefore reload around twenty 24-bit words in the region register. In practice, the possibilities of the system are increased if we take advantage of the return periods to also reload other registers. This is why we voluntarily limited the capacity of the region register to 8 words.

Pendant les retours de ligne il est aussi prévu de recharger :

  • le registre de mode. Ceci permet par exemple d'avoir dans le haut d'une image une partie en couleurs subtiles obtenues via un décodeur DYUV, et dans le bas une partie d'image synthétique de sous-titrage obtenue en mode RVB directe.
  • le contenu d'une palette. Selon la capacité de la palette qui dépend du mode choisi il est possible de recharger toute la palette ou seulement un fraction de palette. Dans tous les cas ceci permet d'obtenir qu'un même code de couleur produise une couleur qui evolue entre le haut et le bas de l'image.
  • Tout ce qui définit le curseur dans le générateur 23, c'est-à-dire un groupe de 32 octets définissant 16×16 pixels, une couleur (4 bits) et des coordonnées X,Y. Ainsi il est possible d'avoir plusieurs curseurs différents dans une même image.
During line returns it is also planned to recharge:
  • the mode register. This allows for example to have at the top of an image a part in subtle colors obtained via a DYUV decoder, and at the bottom a synthetic image part of subtitling obtained in direct RGB mode.
  • the contents of a palette. Depending on the capacity of the pallet which depends on the mode chosen, it is possible to reload the entire pallet or only a fraction of a pallet. In all cases this makes it possible to obtain that the same color code produces a color which evolves between the top and the bottom of the image.
  • Everything that defines the cursor in generator 23, i.e. a group of 32 bytes defining 16 × 16 pixels, a color (4 bits) and X, Y coordinates. Thus it is possible to have several different cursors in the same image.

Les mots issus du processeur 2 ont 32 bits. On les introduit dans le système 1 par moitiés c'est-à-dire par 16 bits à la fois sur les entrées P0-7 et P8-15 ensemble. Dans ces mots, quatre bits par exemple définissent l'opération à réaliser, c'est-à-dire en général le registre destinataire de l'information, et les 28 autres bits représentent ladite information elle-même.The words from processor 2 have 32 bits. They are introduced into system 1 by halves, that is to say by 16 bits both on the inputs P0-7 and P8-15 together. In these words, four bits for example define the operation to be carried out, that is to say in general the register for receiving the information, and the other 28 bits represent said information itself.

Il est en outre également prévu de recharger des registres dans les processeurs 2, 2B de la figure 1 pendant les retours de ligne. On peut par exemple :

  • engendrer une interruption dans le processeur 24
  • recharger l'adresse à laquelle le processeur 2, ou 2B lit une image dans la mémoire 3 ou 3B, ce qui permet de changer d'image entre deux lignes successives.
  • changer des données semi-permanentes comme la couleur du cadre monochrome qui éventuellement entoure l'image.
It is also further planned to reload registers in the processors 2, 2B of FIG. 1 during the line feeds. We can for example:
  • cause an interruption in processor 24
  • reload the address at which processor 2, or 2B reads an image in memory 3 or 3B, which makes it possible to change the image between two successive lines.
  • change semi-permanent data such as the color of the monochrome frame that possibly surrounds the image.

Bien entendu l'exemple donné ici avec deux canaux #1 et #2 peut être aisément étendu à un nombre quelconque de canaux, à condition de prévoir plusieurs bits au lieu du seul bit PA6, ou bien plusieurs registres de régions.Of course, the example given here with two channels # 1 and # 2 can be easily extended to any number of channels, provided that several bits are provided instead of the single PA6 bit, or else several registers of regions.

Claims (8)

  1. A digital picture synthesizing device intended particularly for controlling the overlays of a plurality of picture planes written line by line in accordance with a television-type scanning system, associated with a microprocessor (24) and with at least one picture generator (2) which generates at least one picture in real time from a pixel memory (3), the device in particular comprising a controller (19) for controlling the overlay of a television picture with a picture plane or of a picture plane with another picture plane, characterised in that it comprises a regions register (13) containing a series of words comprising in particular an abscissa value (RL09), means (5, 8) for reloading said register from the picture generator during the line flyback intervals, a counter (7) of the current abscissa of the displayed pixels, a pointer counter (10) for the words in the regions register, an abscissa value comparator (12) which compares the content of the current abscissa counter (7) with the abscissa contained in the word indicated in the regions register by the word counter, and which in the case of quality supplies the controller (19) with a signal controlling the set-up by the controller of one of at least two predetermined types of overlay of picture planes, and increments the word counter (10) of the regions register.
  2. A device as claimed in Claim 1, characterised in that it comprises a types-of-overlay register, in which at least two of said predetermined types of overlay are defined.
  3. A device as claimed in Claim 2, characterised in that the types-of-overlay register is divided into a plurality of sections, one section being constituted by a set of bits (CH) contained in the regions register (13), another section being constituted by a set of control bits (T) from the controller (19), the first set of bits (CH) being an operation code for causing a conditional bit, called the region bit, to be changed, each state of of said region bit corresponding to a type of overlay defined by the second set of bits (T).
  4. A device as claimed in any one of the preceding claims, characterised in that the means for reloading the regions register are active during the line flyback intervals.
  5. A device as claimed in any one of the preceding claims, characterised in that a demultiplexer (5) is arranged in a pixels input channel (P0-15) which normally conveys the colour codes of the successive pixels, which demultiplexer enables the data present on said input to be routed to the regions register (13) during at least a part of the flyback intervals.
  6. A device as claimed in any one of the preceding Claims, characterised in that one of the types of picture plane overlay is an overlay with a series of pixels hose colour remains constant between two abscissa-equality signals.
  7. A device as claimed in any one of the preceding Claims, whose picture generator system generates a plurality of pictures, characterised in that the words of the region register comprise the indication of the relevant picture (PA6) in order to allow two picture planes to be processed with the same regions register (13).
  8. A device as claimed in Claim 7, in which one of the types of picture overlay consists of a weighted mixture of the colours of the two pictures, characterised in that the words of the region register comprise a field for indicating a weighting value.
EP88200089A 1987-01-27 1988-01-20 Device for synthesizing images Expired - Lifetime EP0276884B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR8700917 1987-01-27
FR8700917A FR2610160B1 (en) 1987-01-27 1987-01-27 IMAGE SYNTHESIZER

Publications (2)

Publication Number Publication Date
EP0276884A1 EP0276884A1 (en) 1988-08-03
EP0276884B1 true EP0276884B1 (en) 1992-04-15

Family

ID=9347298

Family Applications (1)

Application Number Title Priority Date Filing Date
EP88200089A Expired - Lifetime EP0276884B1 (en) 1987-01-27 1988-01-20 Device for synthesizing images

Country Status (6)

Country Link
US (1) US4866524A (en)
EP (1) EP0276884B1 (en)
JP (1) JPS63193177A (en)
KR (1) KR970000824B1 (en)
DE (1) DE3869974D1 (en)
FR (1) FR2610160B1 (en)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4947257A (en) * 1988-10-04 1990-08-07 Bell Communications Research, Inc. Raster assembly processor
US5128766A (en) * 1989-11-30 1992-07-07 Goldstar Co., Ltd. Multiple television receiver with teletext function
US5327243A (en) * 1989-12-05 1994-07-05 Rasterops Corporation Real time video converter
US5226177A (en) * 1990-03-27 1993-07-06 Viewfacts, Inc. Real-time wireless audience response system
DE69328386T2 (en) * 1992-09-30 2000-08-24 Hudson Soft Co Ltd Image processing device
US5572235A (en) * 1992-11-02 1996-11-05 The 3Do Company Method and apparatus for processing image data
US5345552A (en) * 1992-11-12 1994-09-06 Marquette Electronics, Inc. Control for computer windowing display
US5604514A (en) * 1994-01-03 1997-02-18 International Business Machines Corporation Personal computer with combined graphics/image display system having pixel mode frame buffer interpretation
US5502504A (en) * 1994-04-28 1996-03-26 Prevue Networks, Inc. Video mix program guide
US5877741A (en) * 1995-06-07 1999-03-02 Seiko Epson Corporation System and method for implementing an overlay pathway
JP2861890B2 (en) * 1995-09-28 1999-02-24 日本電気株式会社 Color image display
KR19980042025A (en) * 1996-11-01 1998-08-17 윌리엄비.켐플러 On-Screen Display System Using Real-Time Window Address Calculation
US6369855B1 (en) 1996-11-01 2002-04-09 Texas Instruments Incorporated Audio and video decoder circuit and system
KR19980042031A (en) * 1996-11-01 1998-08-17 윌리엄 비. 켐플러 Variable resolution screen display system
US5990928A (en) * 1997-05-30 1999-11-23 Rockwell International Corporation Method and apparatus for receiving broadcast entertainment transmissions at a moving receiver station
US6678009B2 (en) * 2001-02-27 2004-01-13 Matsushita Electric Industrial Co., Ltd. Adjustable video display window
US6990338B2 (en) * 2001-06-11 2006-01-24 The Boeing Company Mobile wireless local area network and related methods
US8780128B2 (en) * 2007-12-17 2014-07-15 Nvidia Corporation Contiguously packed data
KR101035171B1 (en) * 2009-12-28 2011-05-17 대원강업주식회사 The back table for vehicles

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3674930A (en) * 1969-10-02 1972-07-04 Massachusetts Inst Technology Video pointer
US3833760A (en) * 1973-02-27 1974-09-03 Ferranti Ltd Television systems
GB1434783A (en) * 1973-03-09 1976-05-05 Nat Res Dev Apparatus and methods for computer graphics
US3911419A (en) * 1973-11-23 1975-10-07 Xerox Corp Controller for cursor positioning on a display medium
US4208675A (en) * 1978-03-20 1980-06-17 Agence Nationale De Valorization De La Recherche (Anvar) Method and apparatus for positioning an object
DE2939458A1 (en) * 1979-09-28 1981-05-21 Siemens Ag SYSTEM FOR LOCALIZING AREAS WITH MIXED TEXT / IMAGE EDITING ON THE SCREEN
DE2939489A1 (en) * 1979-09-28 1981-05-14 Siemens Ag SYSTEM FOR LOCALIZING AREAS WITH MIXED TEXT / IMAGE EDITING ON THE SCREEN
US4317114A (en) * 1980-05-12 1982-02-23 Cromemco Inc. Composite display device for combining image data and method
SE428161B (en) * 1981-10-14 1983-06-06 Philips Svenska Ab PLANT FOR DISPLAYING SELECTABLE BACKGROUND INFORMATION COMBINED WITH SELECTABLE OVERLAYING INFORMATION ON A SCREEN DEVICE AND USING A DOUBLE PRESENTATION PLANT
US4780710A (en) * 1983-07-08 1988-10-25 Sharp Kabushiki Kaisha Multiwindow display circuit
FR2569020B1 (en) * 1984-08-10 1986-12-05 Radiotechnique Compelec METHOD FOR CREATING AND MODIFYING A SYNTHETIC IMAGE
US4639765A (en) * 1985-02-28 1987-01-27 Texas Instruments Incorporated Synchronization system for overlay of an internal video signal upon an external video signal
GB8508668D0 (en) * 1985-04-03 1985-05-09 British Telecomm Video display apparatus
JP2650186B2 (en) * 1985-06-26 1997-09-03 三菱電機株式会社 Still image video signal processing device
JPS62153893A (en) * 1985-12-27 1987-07-08 株式会社日立製作所 Character/graphic display unit
US4768083A (en) * 1987-04-29 1988-08-30 Rca Licensing Corporation Digital TV having on-screen display feature

Also Published As

Publication number Publication date
JPS63193177A (en) 1988-08-10
FR2610160B1 (en) 1989-03-24
US4866524A (en) 1989-09-12
KR880009518A (en) 1988-09-15
DE3869974D1 (en) 1992-05-21
FR2610160A1 (en) 1988-07-29
KR970000824B1 (en) 1997-01-20
EP0276884A1 (en) 1988-08-03

Similar Documents

Publication Publication Date Title
EP0276884B1 (en) Device for synthesizing images
US4357624A (en) Interactive video production system
FR2599873A1 (en) VIDEO DISPLAY SYSTEM
US4258385A (en) Interactive video production system and method
US4606625A (en) Method for colorizing black and white footage
US3784736A (en) Method and apparatus for converting monochrome pictures to multi-color pictures electronically
US4821121A (en) Electronic still store with high speed sorting and method of operation
FR2555844A1 (en) TELETEXT DECODER OPERATING ON WORDS OF IMAGE ELEMENTS
JPS6236426B2 (en)
FR2492617A1 (en) VIDEO IMAGE PROCESSING SYSTEM
FR2544898A1 (en) VIDEO DISPLAY DEVICE ON SCREEN DISPLAY SCREEN OF LINE FRAME BY LINE AND POINT BY POINT
FR2640791A2 (en) Dot-matrix, light-emitting-diode display for construction of a large dot-matrix, light-emitting-diode display assembly
FR2604019A1 (en) COLOR VIDEO DISPLAY DEVICE FOR COMPUTER SYSTEM, AND METHOD FOR CONVERTING COLOR VIDEO SIGNALS THEREFOR
EP0880850A1 (en) Apparatus and method for digital motion picture camera and recorder
JPS6255137B2 (en)
FR2554948A1 (en) METHODS AND APPARATUSES FOR ENCODING AND ASSIGNING MEMORY LOCATIONS FOR DISPLAYING DIGITALLY PROCESSED IMAGES
US8049794B2 (en) Method and apparatus for processing image data
FR2520177A1 (en) DEVICE FOR REAL-TIME ENCRYPTION AND RE-ESTABLISHMENT OF AN IMAGE FORMED OF SUCCESSIVE FRAMES OF SCANNING LINES
FR2678462A1 (en) REAL TIME DEVICE FOR PRESENTING TELEVISION TYPE IMAGES ON A DISPLAY SCREEN.
FR2458863A1 (en) VIDEO DISPLAY TERMINAL AND MIXED GRAPHIC AND ALPHANUMERIC DISPLAY METHOD
FR2579789A1 (en) COLOR VIDEO SIGNAL CONTROLLER CIRCUIT FOR HIGH RESOLUTION VISUALIZATION SYSTEM AND VISUALIZATION SYSTEM CONTAINING SUCH A CIRCUIT
KR100374914B1 (en) Method for production of animation using publishing comic picture
FR2496369A1 (en) METHOD AND DEVICE FOR VISUALIZING MESSAGES COMPOSED OF PAGES ON A SCANNED FRAME DISPLAY DEVICE SUCH AS A SCREEN OF A CATHODE RAY TUBE
FR2496368A1 (en) METHOD AND DEVICE FOR VISUALIZATION OF MESSAGES TRANSMITTED BY A TELEVISION TYPE SIGNAL ON A SCANNED FRAME DISPLAY DEVICE SUCH AS A CATHODE RAY TUBE SCREEN, AND A MESSAGE INCLUDING REPETITIVE ELEMENTS.
JPS6019517B2 (en) Color figure creation processing device

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): BE DE FR GB IT NL

17P Request for examination filed

Effective date: 19890123

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: N.V. PHILIPS' GLOEILAMPENFABRIEKEN

Owner name: PHILIPS COMPOSANTS

17Q First examination report despatched

Effective date: 19910328

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): BE DE FR GB IT NL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Effective date: 19920415

REF Corresponds to:

Ref document number: 3869974

Country of ref document: DE

Date of ref document: 19920521

ITF It: translation for a ep patent filed

Owner name: ING. C. GREGORJ S.P.A.

GBT Gb: translation of ep patent filed (gb section 77(6)(a)/1977)
NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Effective date: 19930131

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
BERE Be: lapsed

Owner name: PHILIPS' GLOEILAMPENFABRIEKEN N.V.

Effective date: 19930131

Owner name: PHILIPS COMPOSANTS

Effective date: 19930131

ITPR It: changes in ownership of a european patent

Owner name: CAMBIO RAGIONE SOCIALE;PHILIPS ELECTRONICS N.V.

REG Reference to a national code

Ref country code: FR

Ref legal event code: CD

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19961224

Year of fee payment: 10

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19970121

Year of fee payment: 10

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19970319

Year of fee payment: 10

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19980120

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: THE PATENT HAS BEEN ANNULLED BY A DECISION OF A NATIONAL AUTHORITY

Effective date: 19980131

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 19980120

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19981001

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 20050120