EP0248841A1 - Mesfet device having a semiconductor surface barrier layer - Google Patents

Mesfet device having a semiconductor surface barrier layer

Info

Publication number
EP0248841A1
EP0248841A1 EP86907177A EP86907177A EP0248841A1 EP 0248841 A1 EP0248841 A1 EP 0248841A1 EP 86907177 A EP86907177 A EP 86907177A EP 86907177 A EP86907177 A EP 86907177A EP 0248841 A1 EP0248841 A1 EP 0248841A1
Authority
EP
European Patent Office
Prior art keywords
barrier layer
surface barrier
semiconductor surface
semiconductor
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP86907177A
Other languages
German (de)
French (fr)
Inventor
Olaleye Adetoro Aina
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Allied Corp
Original Assignee
Allied Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Allied Corp filed Critical Allied Corp
Publication of EP0248841A1 publication Critical patent/EP0248841A1/en
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/2654—Bombardment with radiation with high-energy radiation producing ion implantation in AIIIBV compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/2654—Bombardment with radiation with high-energy radiation producing ion implantation in AIIIBV compounds
    • H01L21/26546—Bombardment with radiation with high-energy radiation producing ion implantation in AIIIBV compounds of electrically active species
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/2654—Bombardment with radiation with high-energy radiation producing ion implantation in AIIIBV compounds
    • H01L21/2656—Bombardment with radiation with high-energy radiation producing ion implantation in AIIIBV compounds characterised by the implantation of both electrically active and inactive species in the same semiconductor region to be doped
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604—Chemical etching
    • H01L21/30612—Etching of AIIIBV compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/7605—Making of isolation regions between components between components manufactured in an active substrate comprising AIII BV compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/47—Schottky barrier electrodes
    • H01L29/475—Schottky barrier electrodes on AIII-BV compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/80—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
    • H01L29/812—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a Schottky gate

Definitions

  • the present invention relates to an indium phosphide (InP) metal semiconductor field-effect transistor (MESFET) , and more particularly, an InP MESFET including a semiconductor surface barrier layer, in which the barrier height across the interface of a gate electrode and the semiconductor surface barrier layer is higher than the barrier height across an interface of the gate electrode and InP without the semiconductor surface barrier layer.
  • InP indium phosphide
  • MESFET metal semiconductor field-effect transistor
  • Field effect transistors formed on InP are suitable for applications in microwave systems, millimeter wave systems, high speed digital systems, and optoelectronics. These applications of field effect transistors, and these systems, could, for example, involve integrating an InP low noise or low power amplifier with photodetectors or microwave or millimeter wave sources. Field-effect transistors formed on InP devices are desirable because InP can be lattice matched to materials such as InGaAs and InGaAsP which are used as photodetectors, and because InP has a high breakdown voltage when compared to silicon (Si) or gallium arsenide (GaAs) .
  • InP has a high radiation tolerance and the " electron velocity in InP is higher than the electron velocity in GaAs — two factors which make InP desirable for microwave and millimeter .wave applications.
  • optical fiber communication has an optimum frequency in the region of the bandgap of InGaAsP.
  • GaAs MESFETs having barrier heights of 0.8 - 0.9 eV have lower noise figures and higher gains than equivalent InP MESFETs with barrier heights of 0.45 - 0.55 eV, as set forth in "InP Schottky-Gate Field-Effect Transistors," by J. S. Barrera and R. J. Archer, IEEE Transactions on Electron Devices, Vol. Ed-22, No. 11, p.
  • the low barrier height across the interface between a metal (gate electrode) and InP has resulted in the use of InP field-effect transistors having a metal-insulator-semiconductor sandwich structure (MISFET) .
  • the insulator placed between the metal gate electrode and the InP semiconductor may be Si 3 N 4 , Si0 2 , A1 2 0 3 , or oxides of InP.
  • MISFETs have several disadvantages: (1) the DC characteristics of MISFETs tend to drift because of the low quality of the insulators, which can lead to changes in the operating point of an amplifier in high frequency applications, resulting in changes in the gain; (2) irregularities at the insulator- semiconductor interface reduce the electron velocities due to scattering, thereby preventing the device from operating at the highest predicted frequencies; and (3) MISFETs are inherently less radiation hardened than MESFETs, and therefore are less suitable for military and space applications.
  • An object of the present invention is to provide an InP MESFET having a semiconductor surface barrier layer, in which the barrier height across the interface of a gate electrode and the semiconductor surface barrier layer is higher than the barrier height across the interface of a gate electrode and InP without the semiconductor surface barrier layer.
  • Another object of the present invention is to provide a method of fabricating an InP MESFET having a semiconductor surface barrier layer.
  • the present invention is directed to an InP MESFET having a semiconductor surface barrier layer which provides a higher barrier height across the interface with the gate electrode than the barrier height across the interface of the gate electrode with InP.
  • the present invention is also directed to a method of fabricating a MESFET having a GalnP or AllnP surface barrier layer by high dose ion implantation of Ga or Al.
  • An InP MESFET includes an InP substrate, an active region, or layer, formed on the substrate, source and drain regions formed in the active region, and a GalnP or AllnP semiconductor surface barrier layer formed in, or over, the active region.
  • a gate electrode is formed on the semiconductor surface barrier layer and source and drain electrodes are formed on the source and drain region, the barrier height across the gate electrode- semiconductor surface barrier layer interface being higher than the barrier height across the gate electrode-active region or gate electrode-InP interface.
  • the active region may be formed in the substrate by ion implantation or on the main surface of the substrate by epitaxial growth, and that the semiconductor surface barrier layer may be formed in or on the active regon.
  • the InP MESFET of the present invention has signficiant advantages over conventional MESFETs in that it is capable of operating at higher frequencies than a GaAs MESFET in view of the higher electron velocities in InP than in GaAs, it is not subject to DC drift, and it is more radiation hardened.
  • an InP MESFET including a semiconductor surface barrier layer of GalnP or AllnP will have a barrier height of approximately 0.8 - 0.9 eV.
  • an InP MESFET including a surface barrier layer of GalnP or AllnP should have a lower leakage current and therefore less noise, and more gate control because of the ability to apply higher gate voltages than comparable InP MESFETs.
  • FIGS. 1, 2A and 2B are cross-sectional views showing various stages in the fabrication of a MESFET according to the present invention
  • Fig. 3A is a cross-sectional view of a first embodiment of a MESFET according to the present invention.
  • Fig. 3B is a cross-sectional view of a second embodiment of a MESFET according to the present invention.
  • Fig. 1 illustrates a semi-insulating InP substrate 2 in which an n-type InP active region 4 is formed by implanting silicon (Si) .
  • the Si is implanted at an energy of approximately 125 keV with a dose of approximately 5 x 10- 1 L ⁇ cm —1, to a depth of o approximately 2600A.
  • a semiconductor surface barrier layer 6 is formed in the active region 4.
  • Ga or Al ions are implanted to form a GalnP or AllnP semiconductor surface barrier layer 6.
  • the Ga or Al atoms are implanted at an energy of approximately 60 keV with a dose of 2 x 10 16 cm “2 or at 25 keV with a dose of 2 x 10 17 cm “2 , and the semiconductor surface barrier layer 6 has a thickness of approximately 600A.
  • a gate electrode 8 is deposited through a mask formed by the well known "lift-off" technique. If the gate material is tungsten, the gate is deposited by electron beam deposition, while if the gate material is tungsten suicide, the suicide gate is deposited by sputtering. The gate 8 is then used as a mask to protect a portion of the semiconductor surface barrier layer 6, positioned thereunder during an etching process performed to remove selected portions of the semiconductor surface barrier layer 6, which are not protected by the gate 8.
  • the etchant may comprise sulfuric acid, deionized water, and hydrogen peroxide in a ratio of approximately 100:5:1, resulting in an etching rate of approximately o lOOA/min.
  • the etching time is elected so that the semiconductor surface barrier layer 6 and a small o amount (approximately 100-200 A) of the active region 4 are removed. Then, Si is implanted at an energy of approximately 50 keV with a dose of approximately
  • source and drain regions 10 and 12 having a depth of o approximately 1000A.
  • the highly doped source and j _0 drain regions 10 and 12 shown in Fig. 2A can be implanted through openings in a mask formed by a lift-off technique.
  • source and drain regions 10' and 12', shown in Fig. 2B can be formed using a self-aligned technique with the gate 8 j _5 functioning as a mask.
  • the device is annealed at a temperature suitable for the formation of compounds of GalnP or AllnP; the range of
  • source and drain electrodes 14 and 16 shown in Figs. 3A and 3B, are deposited through a mask formed using a lift-off technique. Ohmi ⁇ contact is established between the source and drain electrodes 14 and 16 and the source and drain regions 10 and 12, respectively, by low temperature annealing at a temperature between 0 370 and 450°C, for example.
  • the source and drain electrodes 14 and 16 may be formed of, for example, an AuGe alloy.
  • the device is completed by implanting iron (Fe) or oxygen (0 ⁇ ) ions to form the isolation 5 regions 18 and 20, shown in Fig. 3A.
  • the device may be electrically isolated by mesa etching using a mask formed by a lift-off technique to" produce a device as shown in Fig. 3B.
  • the preferred materials for the surface barrier layer 6 are GalnP and AllnP, which can be formed by high dose implanation of Ga or Al.
  • the surface barrier layer 6 may be a new layer, rather than an implanted layer, formed of GalnAsP or AlInAsP, or any other compound or alloy comprising at least three elements selected from groups III and V of the Periodic Table and having a lattice match with InP, and for which the barrier height of the gate 8 is higher than the barrier height of the gate 8 for InP.
  • the barrier height across the interface of the gate 8 and the semiconductor surface barrier layer 6 should be greater than 0.55 eV and preferably above 0.8 ev.
  • the preferred materials for the gate 8 are tungsten and tungsten suicide; however, other gate materials such as aluminum, titanium, platinum, gold, multi-layer combinations of metals, and compounds such as AuGe and AuGeNi, are contemplated.
  • the primary considerations in selecting a gate material are the structural strength and the conductivity of the material.
  • the teachings of the present invention are set forth with reference to devices formed by the ion implantation of various layers. It is understood, however, that the teachings are equally applicable to any other known method of fabricating semiconductor devices, for example, the epitaxial growth of the various layers.
  • the surface barrier layer 6 is formed by ion implantation and annealing; however, it is possible to form the surface barrier layer 6 by the epitaxial growth of a semiconductor layer having a lattice match with InP and a barrier height to metal which is higher than the barrier height of InP to-metal.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Toxicology (AREA)
  • Health & Medical Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

Un InP MESFET (transistors à effet de champ semiconducteur métallique au phosphore d'indium) possède une couche-barrière de surface semiconductrice (6) formée avec du GaInP ou AlInP. La couche-barrière de surface semiconductrice est formée entre une couche active (4) et une électrode de porte (8) et la hauteur de la barrière de la porte pour la couche-barrière de surface semiconductrice est plus élevée que la hauteur de la barrière de la porte pour l'InP. Dans un procédé de formation d'un InP MESFET selon la présente invention, la couche-barrière de surface semiconductrice est formée par une implantation à haute dose de Ga ou de Al dans la région active. Des couches-barrières de surface formées d'autres composés, par exemple GaInAsP ou AlInAsP, qui présentent une correspondance de réseaux avec InP peuvent être formées par d'autres procédés, tels que la croissance épitaxiale.An InP MESFET (metallic semiconductor field effect transistors with indium phosphorus) has a semiconductor surface barrier layer (6) formed with GaInP or AlInP. The semiconductor surface barrier layer is formed between an active layer (4) and a door electrode (8) and the height of the door barrier for the semiconductor surface barrier layer is higher than the height of the barrier. from the door to the InP. In a method for forming an InP MESFET according to the present invention, the semiconductor surface barrier layer is formed by a high dose implantation of Ga or Al in the active region. Surface barrier layers formed from other compounds, for example GaInAsP or AlInAsP, which exhibit lattice correspondence with InP can be formed by other methods, such as epitaxial growth.

Description

MESFET DEVICE HAVING A SEMICONDUCTOR SURFACE BARRIER LAYER
BACKGROUND OF THE INVENTION Field of the Invention
The present invention relates to an indium phosphide (InP) metal semiconductor field-effect transistor (MESFET) , and more particularly, an InP MESFET including a semiconductor surface barrier layer, in which the barrier height across the interface of a gate electrode and the semiconductor surface barrier layer is higher than the barrier height across an interface of the gate electrode and InP without the semiconductor surface barrier layer. Description of the Related Art
Field effect transistors formed on InP are suitable for applications in microwave systems, millimeter wave systems, high speed digital systems, and optoelectronics. These applications of field effect transistors, and these systems, could, for example, involve integrating an InP low noise or low power amplifier with photodetectors or microwave or millimeter wave sources. Field-effect transistors formed on InP devices are desirable because InP can be lattice matched to materials such as InGaAs and InGaAsP which are used as photodetectors, and because InP has a high breakdown voltage when compared to silicon (Si) or gallium arsenide (GaAs) . Furthermore, InP has a high radiation tolerance and the" electron velocity in InP is higher than the electron velocity in GaAs — two factors which make InP desirable for microwave and millimeter .wave applications. Moreover, optical fiber communication has an optimum frequency in the region of the bandgap of InGaAsP.
MESFETs formed on InP, however, have produced poor results because of the low barrier height across the interface of the gate electrode and n-type InP. In particular, GaAs MESFETs having barrier heights of 0.8 - 0.9 eV have lower noise figures and higher gains than equivalent InP MESFETs with barrier heights of 0.45 - 0.55 eV, as set forth in "InP Schottky-Gate Field-Effect Transistors," by J. S. Barrera and R. J. Archer, IEEE Transactions on Electron Devices, Vol. Ed-22, No. 11, p. 1023 (1975) and "Ion-Implanted n-Channel InP Metal Semiconductor Field-Effect Transistor," by Gleason et al.. Applied Physics Letters, Vol. 32, p. 578 (1978).
The low barrier height across the interface between a metal (gate electrode) and InP has resulted in the use of InP field-effect transistors having a metal-insulator-semiconductor sandwich structure (MISFET) . The insulator placed between the metal gate electrode and the InP semiconductor may be Si3N4, Si02, A1203, or oxides of InP. MISFETs, however, have several disadvantages: (1) the DC characteristics of MISFETs tend to drift because of the low quality of the insulators, which can lead to changes in the operating point of an amplifier in high frequency applications, resulting in changes in the gain; (2) irregularities at the insulator- semiconductor interface reduce the electron velocities due to scattering, thereby preventing the device from operating at the highest predicted frequencies; and (3) MISFETs are inherently less radiation hardened than MESFETs, and therefore are less suitable for military and space applications. SUMMARY OF THE INVENTION
An object of the present invention is to provide an InP MESFET having a semiconductor surface barrier layer, in which the barrier height across the interface of a gate electrode and the semiconductor surface barrier layer is higher than the barrier height across the interface of a gate electrode and InP without the semiconductor surface barrier layer.
Another object of the present invention is to provide a method of fabricating an InP MESFET having a semiconductor surface barrier layer.
The present invention is directed to an InP MESFET having a semiconductor surface barrier layer which provides a higher barrier height across the interface with the gate electrode than the barrier height across the interface of the gate electrode with InP. The present invention is also directed to a method of fabricating a MESFET having a GalnP or AllnP surface barrier layer by high dose ion implantation of Ga or Al.
An InP MESFET according to the present invention includes an InP substrate, an active region, or layer, formed on the substrate, source and drain regions formed in the active region, and a GalnP or AllnP semiconductor surface barrier layer formed in, or over, the active region.
A gate electrode is formed on the semiconductor surface barrier layer and source and drain electrodes are formed on the source and drain region, the barrier height across the gate electrode- semiconductor surface barrier layer interface being higher than the barrier height across the gate electrode-active region or gate electrode-InP interface. It is to be understood that the active region may be formed in the substrate by ion implantation or on the main surface of the substrate by epitaxial growth, and that the semiconductor surface barrier layer may be formed in or on the active regon.
The InP MESFET of the present invention has signficiant advantages over conventional MESFETs in that it is capable of operating at higher frequencies than a GaAs MESFET in view of the higher electron velocities in InP than in GaAs, it is not subject to DC drift, and it is more radiation hardened.
Moreover, based on the fact that GaP and A1P have barrier heights in the range of 1.5 eV, it is predicted that an InP MESFET including a semiconductor surface barrier layer of GalnP or AllnP will have a barrier height of approximately 0.8 - 0.9 eV. Thus, an InP MESFET including a surface barrier layer of GalnP or AllnP should have a lower leakage current and therefore less noise, and more gate control because of the ability to apply higher gate voltages than comparable InP MESFETs.
The many advantages of the present invention will be apparent from the following description in conjunction with the accompanying drawings in which like reference numerals refer to like elements.
BRIEF DESCRIPTION OF THE DRAWINGS Figs. 1, 2A and 2B are cross-sectional views showing various stages in the fabrication of a MESFET according to the present invention;
Fig. 3A is a cross-sectional view of a first embodiment of a MESFET according to the present invention; and
Fig. 3B is a cross-sectional view of a second embodiment of a MESFET according to the present invention.
- - DESCRIPTION OF THE PREFERRED EMBODIMENTS A method of fabricating an InP metal- semiconductor field-effect semiconductor device including a semiconductor surface barrier layer will be described with reference to Figs. 1, 2A, 2B, 3A and 3B.
Fig. 1 illustrates a semi-insulating InP substrate 2 in which an n-type InP active region 4 is formed by implanting silicon (Si) . The Si is implanted at an energy of approximately 125 keV with a dose of approximately 5 x 10- 1LΔ cm —1, to a depth of o approximately 2600A. Then, a semiconductor surface barrier layer 6 is formed in the active region 4. In the preferred embodiment, Ga or Al ions are implanted to form a GalnP or AllnP semiconductor surface barrier layer 6. The Ga or Al atoms are implanted at an energy of approximately 60 keV with a dose of 2 x 1016 cm"2 or at 25 keV with a dose of 2 x 1017 cm"2, and the semiconductor surface barrier layer 6 has a thickness of approximately 600A.
With reference to Figs. 2A and 2B, a gate electrode 8 is deposited through a mask formed by the well known "lift-off" technique. If the gate material is tungsten, the gate is deposited by electron beam deposition, while if the gate material is tungsten suicide, the suicide gate is deposited by sputtering. The gate 8 is then used as a mask to protect a portion of the semiconductor surface barrier layer 6, positioned thereunder during an etching process performed to remove selected portions of the semiconductor surface barrier layer 6, which are not protected by the gate 8. The etchant may comprise sulfuric acid, deionized water, and hydrogen peroxide in a ratio of approximately 100:5:1, resulting in an etching rate of approximately o lOOA/min. The etching time is elected so that the semiconductor surface barrier layer 6 and a small o amount (approximately 100-200 A) of the active region 4 are removed. Then, Si is implanted at an energy of approximately 50 keV with a dose of approximately
10 14 cm-2 to form n+-type highly doped source and drain regions 10 and 12 having a depth of o approximately 1000A. The highly doped source and j_0 drain regions 10 and 12 shown in Fig. 2A can be implanted through openings in a mask formed by a lift-off technique. Alternatively, source and drain regions 10' and 12', shown in Fig. 2B, can be formed using a self-aligned technique with the gate 8 j_5 functioning as a mask.
After the source and drain regions 10 and 12, or 10' and 12', are implanted, the device is annealed at a temperature suitable for the formation of compounds of GalnP or AllnP; the range of
20 temperatures extending from 700°C to 850βC. Capless annealing at a temperature of 850°C with an annealing time of 15 minutes and an AsH3 or InAs overpressure is the preferred annealing technique.
After the annealing process is completed
25 source and drain electrodes 14 and 16, shown in Figs. 3A and 3B, are deposited through a mask formed using a lift-off technique. Ohmiσ contact is established between the source and drain electrodes 14 and 16 and the source and drain regions 10 and 12, respectively, by low temperature annealing at a temperature between 0 370 and 450°C, for example. The source and drain electrodes 14 and 16 may be formed of, for example, an AuGe alloy.
The device is completed by implanting iron (Fe) or oxygen (0~) ions to form the isolation 5 regions 18 and 20, shown in Fig. 3A. Alternatively, the device may be electrically isolated by mesa etching using a mask formed by a lift-off technique to" produce a device as shown in Fig. 3B.
As previously stated, the preferred materials for the surface barrier layer 6 are GalnP and AllnP, which can be formed by high dose implanation of Ga or Al. Alternatively, the surface barrier layer 6 may be a new layer, rather than an implanted layer, formed of GalnAsP or AlInAsP, or any other compound or alloy comprising at least three elements selected from groups III and V of the Periodic Table and having a lattice match with InP, and for which the barrier height of the gate 8 is higher than the barrier height of the gate 8 for InP. The barrier height across the interface of the gate 8 and the semiconductor surface barrier layer 6 should be greater than 0.55 eV and preferably above 0.8 ev. The preferred materials for the gate 8 are tungsten and tungsten suicide; however, other gate materials such as aluminum, titanium, platinum, gold, multi-layer combinations of metals, and compounds such as AuGe and AuGeNi, are contemplated. The primary considerations in selecting a gate material are the structural strength and the conductivity of the material.
The teachings of the present invention are set forth with reference to devices formed by the ion implantation of various layers. It is understood, however, that the teachings are equally applicable to any other known method of fabricating semiconductor devices, for example, the epitaxial growth of the various layers. In particular, in the method described above, the surface barrier layer 6 is formed by ion implantation and annealing; however, it is possible to form the surface barrier layer 6 by the epitaxial growth of a semiconductor layer having a lattice match with InP and a barrier height to metal which is higher than the barrier height of InP to-metal.
The many features and advantages of the MESFET of the present invention will be apparent to those skilled in the art from the detailed specification. Further, since numerous modifications and changes will readily occur to those skilled in the art, the appended claims are intended to cover all suitable modifications and equivalents falling within the true spirit and scope of the invention.

Claims

WHAT IS CLAIMED IS:
1. A semiconductor device, comprising: an InP substrate; an active region on said InP substrate; a semiconductor surface barrier layer on a selected portion of said active region; and a gate electrode on said semiconductor surface barrier layer, the barrier height across an interface of said gate electrode and said semiconductor surface barrier layer being higher than the barrier height across the interface of said gate electrode and said active region.
2. A semiconductor device according to claim 1, wherein said semiconductor surface barrier layer comprises at least three elements selected from groups III and V of the Periodic Table.
3. A semiconductor device according to claim 2, wherein said semiconductor surface barrier layer comprises a compound selected from the group of GalnP and AllnP.
4. A semiconductor device according to claim 3, wherein said semiconductor surface barrier layer comprises a compound of GalnP formed by implanting Ga.
5. A semiconductor device according to claim 3, wherein said semiconductor surface barrier layer comprises a compound of AllnP formed by implanting Al.
6. A semiconductor device according to claim 2, wherein said gate electrode comprises tungsten.
7. A semiconductor device according to claim 1, wherein said semiconductor surface barrier layer comprises a compound selected from the group of GalnAsP and AlInAsP.
8. A semiconductor device according to claim 1, further comprising source and drain regions formed in selected portions of said active region.
9. A semiconductor device according to claim 8, further comprising source and drain electrodes formed on the respective source and drain regions, said source and drain electrodes being in ohmiσ contact with the respective source and drain regions.
10. A semiconductor device according to claim 1, wherein the barrier height across the interface of said gate electrode and said semiconductor surface barrier layer is greater than 0.55 eV.
11. A semiconductor device according to claim 1, wherein the barrier height across the interface of said gate electrode and said semiconductor surface barrier layer is at least 0.8 eV.
12. A semiconductor device, comprising: a semi-insulating InP substrate; an active region formed in said InP substrate; source and drain regions formed in selected portions of said active region; a semiconductor surface barrier layer formed in a selected portion of said active region, sa-id semiconductor barrier layer comprising a compound selected from the group of GalnP and AllnP; 5 a gate electrode formed on said surface barrier layer.
13. A method of fabricating a semiconductor device on a semi-insulating InP substrate, comprising the steps of: 0 (a) forming an active layer in the InP substrate;
(b) forming a semiconductor surface barrier layer in the active layer;
(c) forming a gate electrode on a portion 5 of the semiconductor surface barrier layer, the barrier height across the interface of the gate electrode and the semiconductor surface barrier layer being higher than the barrier height across an interface of the gate electrode and the active o region;
(d) removing selected portions of the semiconductor surface barrier layer;
(e) forming source and drain regions on selected portions of the surface of the active layer where the semiconductor surface barrier layer has been removed; and
(f) annealing the semiconductor device at a temperature of at least 700°C.
14. A method according to claim 13, further comprising the step of forming source and drain electrodes on the respective source and drain regions.
15. A method according to claim 13, wherein: step (a) comprises implanting Si at approximately 125 keV with a dose of approximately 5 x 1012 cm"2; step (b) comprises implanting an element selected from the group of Ga and Al at approximately 25 keV with a dose of 2 x 10lδ to 2 x 1017cm"2; and step (e) comprises implanting Si at approximately 50 keV with a dose of approximately
1014 cm"2.
16. A method according to claim 13, further comprising the step of forming isolation regions to electrically isolate the semiconductor device.
17. A method according to claim 16, wherein said isolation region forming step comprises implanting ions of an element selected from the group of Fe and 0-.
18. A method according to claim 13, wherein step (d) comprises etching the selected portions of the semiconductor surface barrier layer using the gate electrode as a mask.
19. A method according to claim 13, wherein step (f) comprises annealing at approximately 850°C for approximately 15 minutes.
EP86907177A 1985-12-13 1986-11-14 Mesfet device having a semiconductor surface barrier layer Withdrawn EP0248841A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US80892085A 1985-12-13 1985-12-13
US808920 1985-12-13

Publications (1)

Publication Number Publication Date
EP0248841A1 true EP0248841A1 (en) 1987-12-16

Family

ID=25200122

Family Applications (1)

Application Number Title Priority Date Filing Date
EP86907177A Withdrawn EP0248841A1 (en) 1985-12-13 1986-11-14 Mesfet device having a semiconductor surface barrier layer

Country Status (2)

Country Link
EP (1) EP0248841A1 (en)
WO (1) WO1987003742A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2623941A1 (en) * 1987-11-27 1989-06-02 Thomson Csf Schottky contact on an indium phosphide substrate
KR950034830A (en) * 1994-04-29 1995-12-28 빈센트 비. 인그라시아 Field effect transistor and method of manufacturing the transistor
US7202542B2 (en) * 2003-12-17 2007-04-10 The Boeing Company Semiconductor structure with metal migration semiconductor barrier layers and method of forming the same

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59100576A (en) * 1982-11-30 1984-06-09 Fujitsu Ltd Semiconductor device

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO8703742A1 *

Also Published As

Publication number Publication date
WO1987003742A1 (en) 1987-06-18

Similar Documents

Publication Publication Date Title
US4960718A (en) MESFET device having a semiconductor surface barrier layer
US5411914A (en) III-V based integrated circuits having low temperature growth buffer or passivation layers
US5041393A (en) Fabrication of GaAs integrated circuits
US5925895A (en) Silicon carbide power MESFET with surface effect supressive layer
US4916498A (en) High electron mobility power transistor
US4662060A (en) Method of fabricating semiconductor device having low resistance non-alloyed contact layer
JPS61184887A (en) Hetero junction apparatus
US4924283A (en) Heterojunction bipolar transistor and process for fabricating same
US4505023A (en) Method of making a planar INP insulated gate field transistor by a virtual self-aligned process
US4160984A (en) Schottky-gate field-effect transistor and fabrication process therefor
US4244097A (en) Schottky-gate field-effect transistor and fabrication process therefor
JPH0259624B2 (en)
JPH0260063B2 (en)
US4905061A (en) Schottky gate field effect transistor
US4473939A (en) Process for fabricating GaAs FET with ion implanted channel layer
US4529996A (en) Indium phosphide-boron phosphide heterojunction bipolar transistor
JPH10308351A (en) Compound semiconductor device and manufacture thereof
EP0248841A1 (en) Mesfet device having a semiconductor surface barrier layer
EP0723300A2 (en) Semiconductor device with Schattky electrode
US5358877A (en) Soft proton isolation process for an acoustic charge transport integrated circuit
US4888626A (en) Self-aligned gaas fet with low 1/f noise
EP0744773B1 (en) Method of manufacturing semiconductor device having a plasma-processed layer
WO1982001619A1 (en) Method of making a planar iii-v bipolar transistor by selective ion implantation and a device made therewith
EP0057605B1 (en) A schottky-barrier gate field effect transistor and a process for the production of the same
EP0469768A1 (en) A substantially linear field effect transistor and method of making same

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH DE FR GB IT LI LU NL SE

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 19870915

RIN1 Information on inventor provided before grant (corrected)

Inventor name: AINA, OLALEYE, ADETORO