EP0203145A1

EP0203145A1 - Microprocessor speed controller

Info

Publication number: EP0203145A1
Application number: EP85905993A
Authority: EP
Inventors: Paul J. Landino; Michael J. Ramadei
Original assignee: ZYCRON SYSTEMS Inc
Current assignee: ZYCRON SYSTEMS Inc
Priority date: 1984-11-13
Filing date: 1985-11-12
Publication date: 1986-12-03
Also published as: WO1986003075A1; JPS62501953A; AU5095385A; EP0203145A4

Abstract

Un régulateur de vitesse (Fig. 1) pour un moteur à courant alternatif utilise un microprocesseur programmé pour régler la vitesse,,le couple et la puissance dudit moteur à courant alternatif. Le régulateur permet à la vitesse de s'adapter au niveau désiré et il est conçu de façon à produire le couple désiré, soit automatiquement par une interaction de charge soit grâce à un niveau prédéterminé ou préréglé. Le régulateur permet aussi le développement d'un couple excessif dans les conditions de démarrage et d'accélération tout en tenant compte d'une décéleration commandée avec un freinage proportionnel de la charge d'inertie. Grâce à l'utilisation d'un seul microprocesseur on obtient un régulateur simple et peu coûteux.A speed regulator (Fig. 1) for an AC motor uses a programmed microprocessor to regulate the speed, torque and power of said AC motor. The regulator allows the speed to adapt to the desired level and it is designed to produce the desired torque, either automatically by a load interaction or through a predetermined or preset level. The regulator also allows the development of excessive torque in the starting and acceleration conditions while taking into account a controlled deceleration with proportional braking of the inertia load. Thanks to the use of a single microprocessor, a simple and inexpensive regulator is obtained.

Description

MICROPROCESSOR SPEED CONTROLLER

BACKGROUND OF INVENTION

A) INVENTION FIELD

The invention relates the the control of an AC motor via a simple means with respect to both frequency and voltage. Utilisation of a microprocessor allows for optimization of the motor controller to the motor and load, thereby developing a simple, efficient drive system.

10

B) GENERAL DESCRIPTION OF PRIOR ART

AC motor speed controllers (inverters, drives) have in the past been very large, complicated, inefficient, and costly l*-* limiting the widespread use of such a product.

Technological advancements in the Microprocessor industry and the Power Semiconductor industries have lead to improvements and cost reduction of several of the components that make up such a controller. As knowledge of the use of

20 motors and their applications has increased, higher performance capacities and efficiencies have become available. In addition, the use of motor speed controllers in the past have been limited to simple control; that is, manual adjustment of the speed. Recent advancements in

-*-^• Process Control have demanded that motor controllers become "smart" in their ability to communicate with other types of control equipment.

C) OBJECT OF INVENTION

30

It is the primary object of this invention to prove that the use of a central, single Microprocessor combined with power semiconductors in a unique base drive setup, can be a simple and low-cost manner in which to control speed. Torque and 35 Horsepower of a standard AC induction Motor at, below, or above its nominal rating. D) SUMMARY OF THE INVENTION

The invention disclosed herein is an AC Motor Speed Controller, that provides total control over the output characteristics of the AC motor by the control of frequency and voltage to the said motor at, below, or above it nominal ratings.

The invention provides the ability to control Speed of said motor throughout the application of frequency applied to the motor as demanded by the controlling function. At the selected operating speed (frequency), the invention allows the voltage to be controlled to the motor which develops Torque. The combination of Speed and Torque then determines Horsepower. With individual control of both frequency and voltage, which can be preprogrammed, it allows for characterization of the output Volts-per-Hertz curve to the motor (output of the controller) thereby providing effective control of the Speed, Torque and Horsepower developed by the motor. Such control can be predetermined and preset or controlled by changing load conditions if the controller is programmed to do such.

To achieve the above, the controller consists of two basic sections, the Power Section and the Logic Section.

The Power Section's function is to handle all of the main power utilized by the Motor (00) itself. This consists of a Power Rectifier (20), Filter Capacitor(s) (10-23) and three Phase Modules (40,50,60). This allows for the incoming single or three phase AC to be rectified to DC and filtered. If operated off of a straight DC source, such as battery pack, direct connection to the Phase Modules would occur. The Phase Modules, at the direction and control of the Logic Section then output and convert the DC to Variable Frequency and Variable Voltage (through the use of a Pulse Width Modulation Technique [PWM]) which is then outputed to the Motor (00) for control. Dynamic Braking (80) is automatically introduced on a scaled level under a controlled deceleration.

The Logic Section (30) controls the Power Section based on desired operating Speed, Current Feedback, and Voltage Feedback signals and predetermined preprogrammed requirements. The Logic Section consists of the following: the Microprocessor (30-7) which is preprogrammed and active throughout the controlling function, monitoring external functions such as Current, Voltage, and Speed command signals to output the appropriate signals to the driver circuits which in turn drive the three Phase Modules

(40,50,60); voltage Feedback circuit (90) monitors output voltage and outputs a voltage that is proportional to the output current of the Inverter to the motor. The Electronic Fault Protector circuit (70) monitors currents in and out of the DC buss, incoming line conditions and buss voltage conditions and "shuts down" the Microprocessor (30-7) and Drivers (30-13) to the Phase Modules (40,50,60) when preset trip levels are exceeded.

The overall controller provides a very simple and controllable means for determining the Speed, Torque and Horsepower output characteristic of the controlling AC motor.

E) BRIEF DESCRIPTION OF DRAWINGS

FIGURE DESCRIPTION

1. Overall function block diagram and schematic

2. Power rectifier schematic 3. Logic/Driver Schematic

4. Phase driver 40,50,60 schematic 5. Dynamic braking schematic

6. Power supply schematic

7. Electronic fault protector schematic

8. Current feedback schematic 10. Negative PWM positive toggle drive signals

11. Logic/driver master flowchart

12. Initialization routine flowchart

13. Main background loop flowchart

14. Boost routine flowchart 15. Voltage reg/frequency cont. flowchart

16. Voltage control/PWM timer flowchart

17. Frequency control timer flowchart

18. ACC/DEC, dynamic braking and current limit flowchart

DETAILED DESCRIPTION OF INVENTION

A) HARDWARE

Reference should now be made to Figure 1 which details out the Block Diagram and Schematic of the AC Motor Speed Controller. Incoming power, consisting of single phase or three phase AC, 115 V, 208 V, or 380 V, enters into the Power Rectifier 20. During power up a pre-charge is applied to Filter Capacitor 10-2 while the main DC Buss 10-12 (+) and 10-11 (-) are applied to Phase drivers 40,50,60. Phase Drivers, at the control and direction of Logic/Driver 30 control the Motor ( 00) . The Phase Drivers apply the Frequency and Voltage to the AC Motor 00, thereby controlling Speed, Torque, and Horsepower. Dynamic Braking Module 80, also under the control and direction of the Logic/Driver 30 absorbs the regenerative energy from the Motor 00 during deceleration.

Base Drive Transformer 10-1 is the AC power supply for the low voltage DC power supplies in the Power Rectifier 20 and the Logic/Driver 30. Sensing Devices 10-6 and 10-7 monitor the forward and regenerative current in the main DC buss 10-11/10-12 which are fed back into the Logic/Driver 30.

The Logic/Driver 30 is controlled via operator commands. The Forward/Reverse 10-5, Master Speed Potentiometer 10-4 and Start/Stop/Reset 10-3 are manual control inputs while serial link 10-27 represents an external computer command link.

10

Figure 2 represents the Power Rectifier Block 20. It consists of four or six diodes (for single or three phase input power) 20-1 through 20-6 which are wired in a full bridge rectifier configuration. Resistor 20-7 acts as a

-_ current limiting resistor to precharge Filter Capacitor(s)

10-2 wired into 10-23 and 10-11 when relay contact KlA is in its normal unpicked position as shown. Upon application of main power Filter Capacitor(s) 10-2 begin charging until approximately 2 seconds have passed at which time a "pick"

20 signal is sent from the Logic/Driver 30 along line 10-24 which turns on PNP transistor 20-14 with limited base drive via resistor 20-16. Transistor 20-14 turns on causing a current to flow via resistor 20-17 to relay coil Kl, picking the relay contacts KlA which causes Filter Capacitor(s) 10-2

25 to be connected directly across the Main Buss 10-11/10-12. Capacitor 20-9 minimizes arcing of contacts KlA during the switching period. Diode 20-18 is a flyback diode to clamp the inductive energy of relay coil Kl during turn off. Resistor 20-15 is a base clamp resistor. Diodes 20-11 and

30 20-12 in conjunction with filter capacitor 20-13 form the unregulated +6 VDC power supply 10-16 which is used to feed the three Phase Modules 40, 50, and 60. Resistor 20-8 is used to discharge the Filter Capacitor(s) 10-2 when the main power is removed and the relay Kl is in its normal un-picked

-₅ state. Figure 3 represents the Logic/Driver 30 section which handles all of the signal commands to run the Motor 00 based on operator commands and Motor 00 load conditions, it is the unit which determines operating Frequency (Speed), Output Voltage (Torque) and Horsepower. In addition, it protects the AC Motor Controller from overload and fault conditions.

The main controlling element of the Logic/Driver 30 is the Microprocessor 30-7 which has four analog inputs (30-33,

30-34, 30-42, 30-43) and several digital input/outputs. The operating and control elements of the Microprocessor 30-7 are further defined in Section B (Software) that follows.

The six main output lines 30-44 control the Phase Drivers 40, 50, and 60, via buffer device 30-13 and the six output transistors 30-26 through 30-13. Resistor bank 30-31 acts as a pull up device- while resistors 30-14 through 30-19 act to limit base drive to the output transistors. Resistors 30-20 through 30-25 are base clamp resistors.

Switches 30-10 and 30-11 are operator selectable to determine low frequency Voltage Boost settings. Resistors 30-8 and 30-9 act as pull down devices. Low frequency Boost is used to increase voltage applied to Motor 00 at low frequencies (12 Hz and below) which increase Motor 00 load, friction of the mechanical system and resistivity components of the Motor 00. The amount of Voltage Boost for a given Frequency and Switch combination (30-10 and 30-11) is predetermined and software controlled.

The four Analog controlling input signals to the Microprocessor 30-7 are as follows: 1) Speed command signal 30-42 which determines the operating speed (frequency) to the Motor 00 (maximum operating speed is software controlled); 2) Acceleration/Deceleration signal 30-43 as determined by operator adjustable potentiometer 30-12 set the rates at which the output frequency to the Motor 00 changes as the speed command 30-42 varies; 3) Voltage Feedback signal 30-33 feeds back an analog signal proportional to the actual output voltage to the motor 70;

4) Current Feedback signal 30-34 feeds back an analog signal proportional to the current in Motor 00.

Start/Stop/Reset command signal is given by operator control push button 10-3 inputting a digital signal 20-41 into the Microprocessor 30-7. 30-2 is a pull up resistor. Signal 30-41 is also used to reset Fault Protector 70.

Forward/Reverse command signal is given by operator control switch 10-5 inputting signal 30-45 into microprocessor 30-7. Resistor 30-3 acts as a pull up resistor.

Dynamic braking signal is generated out of the Microprocessor 30-7 via current limiting resistor 30-46 turning on transistor 30-48. 30-47 is acting as a base clamp resistor. The Dynamic Braking signal is a pulse width modulated (PWM) signal, where a high (or 1 equiv.) turns on transistor 30-48 causing the Dynamic Braking section 80 to turn on, absorbing energy from the main buss 10-11/10-12. The Dynamic Braking provides a constant torque braking and therefore the PWM duty cycle is predetermined and proportional to the selected deceleration rate. The faster the rate of deceleration the larger the duty cycle (percentage of high output over the entire period) and therefore the greater the absorbed energy via section 80. The slower the rate of deceleration would result in a smaller duty cycle.

The Reset line 30-39 enables (if high) or disables (if low) the Microprocessor 30-7. During initial power up, a charge current is generated from the Microprocessor 30-7 into line 30-39 charging capacitor 30-5 via diode 30-6. Upon reaching a full charge level. Microprocessor 30-7 begins operation. Should a faujt occur via an overload detected by t._e Electronic Fault Protector 70, line 30-39 goes immediately to zero. Diode 30-6 acts as a blocking diode so that the charge on capacitor 30-5 does not slow down the zero going signal from the Fault protector 70. This allows the Microprocessor 30-7 to immediately shut down. During a "fault" condition, resistor 30-4 discharges capacitor 30-5.

Voltage comparitor 30-35 is used as a latch device upon initial power up. Line 30-37 is a fixed voltage reference to comparitor 30-35. Upon application of power to the Logic/Drive 30 line 30-49 is high. Approximately two seconds later 30-49 goes low causing the output of the voltage comparitor 30-35 to go low latching up, via feedback, to the non-inverting input of 30-35. Output signal 30-36 is then sent to the Power Rectifier 20.

Figure 4 represents the Phase Drivers 40, 50 and 60. All three Phase Drivers are identical with the exception of resistors 40-9 and 40-10 which generate a voltage feedback signal off of Phase Drive 40 and 50 via line 10-9 or 10-10. These two signals feedback to Logic/Driver 30 (Voltage Feedback section 90) to generate an error signal which represents the output voltage applied to Motor 00.

The Phase Drivers operate as follows: Two input signals generated from the Logic/Driver 30 enter in via lines 10-17, 10-18, and 10-19 for the negative Pulse Width Modulation (PWM) drive and 10-20, 10-21, and 10-22 lines for the Positive Toggle drive.

When the 10-17 through 10-19 lines go low they drive transistor 40-3 via base limiting resistor 40-2 in saturation causing current to flow via resistor 40-4 turning on the main Darlington Power Transistor 40-15 also into saturation. Resistors 40-11 and 40-1 are base clamp resistors. Upon turning on of 40-15 current begins to flow through Motor 00 via negative buss line 10-11 and lies 10-13,10-14 or 10-15. Concurrently, one or two of the other Phase Modules are in a Positive Toggle drive (reference Fig. 10 for timing conditions). During this the Positive Toggle drive is high (off). The rate of PWM and duty cycle is dependent upon operating speed, line voltage and load conditions. It is determined and controlled by the Logic/Driver 30.

Based on operating speed requirement, the Logic/Drive 30 will cause a particular Phase Module to change state. The Logic/Driver 30 would remove the negative PWM drive (10-17, 10-18 or 10-19) wait a short period (approximately 150 microseconds) and then apply a Positive Toggle drive (low) (Ref. Fig. 10). When this occurs the high voltage PNP transistor 40-7 turns on into saturation via base drive resistor 40-5, turning on its paired Darlington Power

Transistor 40-14. Resistors 40-6 and 40-8 act as base clamp resistors. Diode 40-12 is used to block any regenerative energy flowing from Motor 00 when transistor 40-15 is turned off. This forces the inductive energy through fast recovery diode 40-13. This allows for the operation of transistor 40-14 without negative base drive. Snubbing device may be necessary across transistors 40-14 and 40-15 depending upon devices specifications.

Figure 5 represents the Dynamic Braking section, where line 10-26 feeds from the Driver/Logic 30 a Pulse Width Modulation signal as described earlier. Upon line 10-26 going low, transistor 80-3 turns on into saturation via base limiting resistor 80-2 causing current to flow via base resistor 80-4 turning on Darlington Power Transistor 80-5 into saturation. Resistors 80-1 and 80-5 act as base clamp resistors. Saturation of 80-5 causes main buss (10-11 and 10-23) current to flow through high wattage dump resistors 8^*0-8 and 80-7. The rating of the dump resistors are such that they are well below required levels since a full 100% duty cycle is never applied. The Dynamic Braking PWM signal is proportional to the deceleration rate, that is, the shorter the deceleration rate the higher the duty cycle, and therefor an equal amount of energy is always absorbed or "dumped" during a braking cycle. Failure of 80-5 or high repetitive deceleration condition will cause fuse 80-6 to clear preventing damage due to overheating of dump resistors 80-7 and 80-8.

Figure 8 represents the Electronic Fault Protector. It consists of four independent trip conditions indicated by four LEDs (70-39 through 70-42). The two buss current sensing devices 10-6 and 10-7 monitor forward and regenerative currents on the main buss 10-11 and 10-12. These two independent signals are referenced to 70-50 (2.5 volts) which is developed by voltage divider resistors 70-3 and 70-4. Potentiometers 70-1 and 70-2 allow for fine adjustment and calibration of current sensing signals. These current signals then enter voltage comparitors 70-12 through 70-15 whose output is high (open collector output device) via pull up resistor pack 70-30. Resistors 70-6 and 70-7 form a voltage divider which is referenced to 70-12 and 70-13. The voltage at this point is positive with respect to current trip level from sensing devices 10-6 and 10-7. Resistors 70-9 and 70-10 act similarly to the above mentioned except that their voltage divider level is negative with respect to 70-50 which represents the forward buss current trip level. Together these two levels form a operating window for normal buss currents. If they are exceeded the output of the respective voltage comparitor will go low. Over voltage protection is achieved via voltage comparitor 70-16. Resistors 70-18 and 70-20 form a voltage divider off of the main buss voltage. Under normal conditions the output of 70-16 is high. If voltage level 70-52, representative of the main buss voltage, exceeds a preset level as determined by potentiometer 70-28, 70-17 will go low.

Under voltage (low line) protection is achieved via voltage comparitor 70-17. Resistor 70-27 and potentiomter 70-28 form an adjustable voltage divider. The unfiltered full rectified signal 30-40 is divided down and filtered by capacitor 70-29. It is adjusted and preset against voltage reference 70-51. Should the present level fall below the reference 70-51 comparitor 70-17 will go low from its normally high state.

Upon detection of a fault condition, a latch and shut down of the fault and drive outputs must occur. This is accomplished via voltage comparitors 70-31 through 70-34. All are referenced to 70-53 which is to be the established voltage divider made up of resistors 70-36 and 70-37. If any one of the four fault detector comparitors goes low (two sets of two are tied together) their respective follower comparitor (70-31 through 70-35) non-inverting inputs will be set low below voltage reference 70-53. This will cause their normally off output to turn on bringing the output low and latching the fault condition. In addition, one of four indicating LED's 70-39 through 70-42 will illuminate indicating which fault has occured. The illumination of the LED's will cause transistor 70-47 to turn on via base resistor 70-44 which turns on transistor 70-49 via base resistor 70-48 bringing line 30-39 low causing Microprocessor 30-7 to reset. Concurrently comparitor 70-43 whose output is high during a normal condition will toggle line 30-38 low turning off the outputs of buffer device 30-13. Reset of the latches is accomplished via voltage comparitor 70-35 whose inverting input is referenced to 70-51 and having a normal output of off. When line 30-41 is low from a manual reset of button 10-3, 70-35 output turns on pulling reference 70-31 to circuit common causing all latch comparitors 70-31 through 70-34 to unlatch unless a fault condition still exists. Capacitors 70-5, 70-8, 70-11, 70-19, 70-26, 70-29, 70-38, and 70-45 are noise protection capacitors.

The direct coupling of this circuit to the Microprocessor 30-7 and the output buffer 30-13 allows for quick shut down of the AC Motor Controller within approximately 10 μsec. Whenever a fault condition occurs.

Figure 8 represents the Current Feedback section 80 shown in Logic/Driver 30. Signals from the Buss current sensing devices 10-6 and 10-7 are feed into 80-1 and 80-2 resistors which input into summing operational amplifier 80-5. The gain of the amplifier is set by resistor 80-4 so that under maximum conditions the 80-5 will not saturate. Filtering is done by capacitor 80-3. The non-inverting input of 80-5 is offset by potentiometer 80-7 and adjusted in such a manner as to have zero output voltage on 80-5 with no main buss current flow on 10-11 and 10-12. The output of 80-5 is then inputted into non-inverting input of operational amplifier 80-9 which is wired as a non-inverting amplifier utilizing resistors 80-10, 80-11 and 80-12 to set the gain. Potentiometer 80-12 is adjusted such that at desired current to be limited at Motor 00, 80-9 output voltage would be equal to 2.0 volts and is applied to Microprocessor 30-7 via line 30-34.

The Voltage Feedback section 90 of the Logic/Driver 30 is represented by Figure 9. The two feedback voltage signals generated off of Phase Modules 40 and 50 from voltage divider resistors 40-9 and 40-10 on lines 10-9 and 10-10 are applied to operational amplifier 90-7. 90-7 is wired as a differential amplifier via resistors 90-1 through 90-4. It output is applied to low-pass filter made up of resistor 90-5 and capacitor 90-6 and applied to operational amplifier 90-7 which is used as a non-inverting amplifier. The gain of 90-7 is controlled by resistors 90-8, 90-9, and 90-10. Potentiometer 90-10 acts as a Volts per Hertz adjustment and is calibrated for nominal operation at 30 Hz Motor 00 frequency to be 1.93 Volts. The output is applied to

Microprocessor 30-7 where the signal is software linearized.

B) SOFTWARE - GENERAL DESCRIPTION

The Logic/Driver 30 consists of several major functions of tasks; they are:

1. System initialization

2. Acceleration/Deceleration rate control and selection

3. Dynamic braking control and selection 4. Current limit control

5. Frequency control and selection

6. Regulated voltage control and selection

7. Boost voltage control and selection

8. Serial communications channel 9. Stand alone operator cc-htrol or remote control via serial channel

10. Start/Stop control

11. Electronic Fault Protection control

12. Forward/Reverse direction and selection, both static and dynamic

These functions are logically organized into the following software structures:

a. Initialization code b. Main control loop/command interpreter c. Regulated voltage (PWM) timing interpreter handlers d. Output frequency timing interrupt handler e. Electronic Fault Protection interrupt

In general, the software will continuously execute within the main control loop/command interpreter once the system has been initialized and "started". All time-critical functions, namely the Regulated Voltage Control Timing, Output Frequency Timing, and Electronic Circuit Breaker

10 functions are handled within separate interrupt handler tasks. This organization ensures simple, high level control while maintaining accurate timing functions.

The extensive use of look up tables and programmable -**-' parameters allows the basic algorithm to be optimized to a particular motor without modifications of the algorithm itself.

System Intialization-General

20

The system Initialization Function will configure and initialize all hardware that is under control of the Logic Driver. In addition, software variables are initialized, initial commands are received and various control inputs are

25 measured. This routine is exercised anytime that a power-up of the device occurs or an Electronic Fault Protection (EEP) interrupt occurs.

Control Inputs: Start/Stop/Reset Start/Stop/Reset: 10-3

30 Reset/EEP input signal: 70

Serial Channel

The Serial Channel will provide a networking capability, so ^•" that various systems may be realized efficiently. Digital Ratioing is a prime candidate. Acceleration/Deceleration-General

Acceleration/Deceleration is obtained by creating an artificial operating point and then incrementing/decrementing this operating point towards the desired operating speed. The speed signal is control input 10-4. Each interval movement takes a programmable number of time units to complete. A selection of preprogrammable values is available either through the serial channel or the accel/decel control input 30-12. In this way, the acceleration/deceleration time constant may be controlled.

Dynamic braking occurs only during deceleration and provides a variable duty-cycle signal that engages circuitry to dissipate energy stored in large inertia loads.

Deceleration will occur only whenever the unit is in current limit mode. This current limit control is 30-34.

Boost-General

The Boost function will provide a greater than nominal volts/hertz curve over the low speed region of the drive to provide adequate break-away torque. There are several preprogrammed tables which may be selected with inputs

(30-10 and 30-11). The boost voltage replaces the nominal voltage operating point over the boost range. The frequency remains the same and thus torque is increased. Boost control selects: 30-10, 30-11

Voltage Regulation-General

Inputs: Feedback control input 30-33

Output: PWM duty cycle on Phase Driver outputs 30-13 The voltage regulation routine executes once every time through the main loop. The main loop will measure voltage regulation error and determine the correct PWM interrupt handler to implement. Regulation is maintained around the voltage operating point. The voltage feedback signal may be passed through a look-up table, in order to linearize and expand its dynamic range. Next this value is compared against the voltage operating point and a difference is obtained. This difference is reflected in the PWM cycle in order to obtain voltage regulation.

This valve is pre-staged for the interrupt handler.

Output Frequency is generated with a six phase waveform. The frequency generator uses a precise time source that runs at 6 times the nominal frequency. The frequency interrupt handler will change the drivers sequence patterns appropriately. These patterns may be accessed in either a "forward" or "reverse" manner.

PWM Interrupt Handler

This interrupt will actually provide the timing functions for voltage control. It turns the proper drivers off when the master timing clock (PWM frequency) occurs. It then takes the pre-staged, calculated voltage time delay value and loads a timer with the time delay. When this timer times out, the drivers are turned on for the remaining portion of the cycle. This routine will indicate that 1 unit of the master timing clock has occurred to the background loop as well, since the cycle frequency always remains constant.

Frequency Handler Interrupt

This routine will count the six times frequency clock and then sequence the Phase Driver modules through the 6-step waveform (normal PWM interrupt cycles occur simultaneously). The sequence will either progress in the forward or reverse directions. Whenever the drivers are sequenced, a time delay (anti-shoot through) is provided for the driver modules (30-13).

EFP Interrupt Handler

This handler will immediately turn off all the drivers and reset the processor. The processor maintains a history of EFP occurances, so that many possible recovery schemes may be implemented.

Appendix A

System Initialization-Implementation Flow Charts A and B

The system initialization function configures all hardware that is under control of the logic driver. This includes the various internal/external input/output ports (both analog and digital), hardware timers, serial channels (not implemented in this configuration). In addition software variables are initialized, including the voltage and frequency operating points, acceleration/deceleration default values and driver sequence index.

After the various flags and variables are initialized the unit will go into a loop which waits for the start button, 10-3, to be pressed. This button is dual function in that its meaning is toggled from start to start depending upon the running state of the motor controller. After the unit has "started", a 1 second delay is provided to allow the start button to be returned inactive. Start will always delay 1 second and then provide 1 second delay before the unit returns to the start loop. After the 1 second delay various control inputs are measured and their initial values stored. These control inputs include: the accel/decel selection, 20-12; voltage feedback input, 30-33; boost value selection, 30-10 and 30-11; for/reverse direction selection, 10-5; master speed potentiometer input, 10-4; and the current limit input, 30-34.

Accel/Decel-Implementation

10 Flow Chart C

Acceleration/Deceleration is obtained by creating and maintaining two artificial operating points; one for voltage and one for frequency control. Separate voltage and *-*-^■ frequency operating points are maintained so that alternative voltage/freq curves can be implemented, such as those in the low end boost region. Except for the boost region these operating points will move in unison, so that a nominal volts/hertz curve can be maintained. These points

20 represent the actual operating speed of the drive. As such, voltage regulation is referenced to the voltage operating point. The accel/decel input will choose from several preprogramed rates. The basic time unit used is the PWM period, 1 msec, in this particular implementation. 5

Dynamic braking is activated whenever the unit is decelerated. Within the deceleration routine is the logic to PWM the dynamic braking output by counting 1 msec, time units. 0

Within the acceleration/deceleration routing is the current limit function. The unit will limit the current drawn by decelerating and lowering the speed temporarily. It does this by detecting the threshold window on control input 5 30-34, and then forcing the unit to decelerate until the current is at a safe level.

Boost-Implementation Flow Chart D

The Boost Region is defined as below 12hz running frequency. Within this region are 4 tables with programmable voltage values. The routine will first detect whether it is within this 12hz boost region. (The region value is programmable at will). If it is, then the chosen table is selected and its voltage values are indexed by the operating frequency value. The boost value is compared to the voltage operating point. The voltage operating point is replaced if the boost value is greater. In this way each table may have a different programmable frequency relative to the other tables.

Voltage Regulation-Implemenation Flow Charts E and F

The output voltage is regulated by varying the driver PWM duty cycle on a 1 msec. (1 cycle) basis. The implementation uses the voltage operating point (voppt) as the reference voltage and converts (A and D conversation of feedback) signal. This signal is "linearized" by use of a look-up table. An offset value (up-down counter) is incremented/decremented in the proper direction and then added/subtracted to the voltage operating point value. This method allows smooth adjustments, little or no oscillations. In addition, a sample counter can easily be incorporated which allows the updating of the voltage correction to be calibrated to a particular motor.

Once the correct PWM value has been determined, the actual time count of the duty cycle is obtained from a a look-up table and prestaged for the timer interrupt handler. Likewise the selected output frequency indicated by foppt will index a loop-up table and load the frequency timer with the correct count for 6 times running frequency.

The interrupts are not enabled until the first pass through the loop has occurred. This will allow the prestaged values to be computed and stored prior to interrupt activity.

10 The stop button (start button once the unit is running) is examined every time through the main loop and the unit is stopped (all control outputs to drivers are turned off, interrupts are disabled) if so selected.

5 PWM Voltage Control Interrupt Handler Flow^' Chart F

The timing of the 1 msec PWM cycle is maintained by a timer and as interrupt handler, optimized for speed. The

*-*0 algorithm will turn off the proper drivers with the driver sequence patterns when a 1 msec interrupt has occurred. This 1 msec time source is also used as an internal time base for accel/decel timing and main loop control. An interrupt sync flag is toggled by the background tasks and

" the interrupt handler upon 1 msec occurrences . The routine will also load the voltage timer either the PWM duty cycle count calculated and prestaged by the background.

Once the voltage timer has timed out, the drivers are turned

30 on with the proper patterns and further timer interrupts are ignored until the 1 msec reference.

Frequency Control Interrupt Handler Flow Chart G

35 The frequency interrupt will step through and select the driver patterns necessary for the 6 step waveform. The waveform may be sequenced in a forward or reverse direction. The direction indication may be either static, that is determined only once when the unit has started. Dynamic direction change involves decelerating the motor to zero speed, toggling the direction and then accelerating to the previous operating speed. Whenever the 6 step waveform sequence is changed, 1 complement pair of Phase Drivers has the danger of shoot through (both transistors on for a brief period). The interrupt handler will delay the appropriate amount (programmable for different transistors) of time to avoid this condition by ensuring that 1 transistors has turned off before the other transistor has turned on.

Electronic Fault Protection-Implementation

The electronic fault protector interrupt will actually activate the microprocessor's reset line, thus causing a system reset. The initialization routine will detect previous activity by checking for several specific values in several specific places. This detection will allow algorithms to be developed which modify how the unit will restart itself due to previous history. For instance, the unit may restart itself three times before it indicates a serious problem.

Claims

We Claim:

1. A microprocessor directed polyphase AC motor controller that has a first means of producing an AC output to the AC motor; a second means of controlling the frequency applied to said motor; a third means of controlling and characterizing the voltage applied to the said motor at the said frequency; a fourth means of controlling torque and horsepower of said motor.

2. A microprocessor directed polyphase inverter as defined in claim 1 which will operate on single phase, three phase or DC power input.

3. A microprocessor directed polyphase inverter as defined in claim 1 which can overspeed the said motor beyond its nameplate speed by application of a higher frequency.

4. A microprocessor directed polyphase inverter as defined in claim 1 which can have a predetermined and software controlled (linear or non linear) output volts per Hertz.

5. A microprocessor directed polyphase inverter as defined in claim 1 with a voltage feedback that corrects for changes in said motor load and line power conditions which is software shaped.

6. A microprocessor directed polyphase inverter as defined in claim 1 which has a serial communication port which allows said controller to operate from an outside source.

7. A microprocessor directed polyphase inverter as defined in claim 1 which has a PNP/NPN Darlington base drive on all three positive switching devices using a negative base drive signal. y

8. A microprocessor directed polyphase inverter as defined in claim 1 that can be applied to any motor from fractional through high horsepower. ^#

5 9. A microprocessor directed polyphase inverter as defined in claim 1 that can operate a single phase motor.

10. A microprocessor directed polyphase inverter as defined in claim 1 whose said output frequency is software

10 programmable and preset.

11. A microprocessor directed polyphase inverter as defined in claim 10 whose output voltage is software programmable and predetermines the output volts per hertz

15 characteristics.

12. A microprocessor directed polyphase inverter as defined in claim 10 whose output boost characteristics are defined, preprogrammable and user selectable.

20

13. A microprocessor directed polyphase inverter as defined in claim 10 whose Acceleration and Deceleration rates are defined, preprogrammed and user adjustable.

25 14. A microprocessor directed polyphase inverter as defined in claim 10 whose ability to Dynamically Brake said AC motor is predetermined, preprogrammed and controlled via rate of Deceleration which maintains a constant braking torque.

30 15. A microprocessor directed polyphase inverter as defined in claim 10 which has a predetermined, preprogrammed torque limiting, user adjustable which lowers said motor operating speed for given load conditions.

35 16. A microprocessor directed polyphase inverter as defined in claim 10 which implements closed loop voltage regulation algorithm; said algorithm having the ability to correct and linearize the analog input voltage feedback signal, thus: 1) reducing hardware requirements; 2) being easily adaptable to various non-linear feedback signals .

17. The algorithm of claim 16 which allows programmable low pass digital filter with programmable gain regions to be incorporated for added loop stability.

18. A microprocessor directed polyphase inverter as defined in claim 10 whose output voltage is software programmable and predetermines the output volts per hertz characteristics.

19. A microprocessor directed polyphase inverter as defined in claim 1, whose output boost characteristics are defined, preprogrammed and user selectable.

20. A microprocessor directed polyphase inverter as defined in claim 1 whose Acceleration and Decleration rates are defined, preprogrammed and user adjustable.

21. A microprocessor directed polyphase inverter as defined in claim 1 whose ability to Dynamically Brake said AC motor is predetermined, preprogrammed and controlled via rate of Deceleration, which maintains a constant braking torque.

22. A microprocessor directed polyphase inverter as defined in claim 1 which has a predetermined, preprogrammed torque limiting, user adjustable, which lowers said motor operating speed for given load conditions.

23. A microprocessor directed polyphase inverter as defined in claim 1 which impliments closed-loop voltage regulation algorithm, wherein said algorithm has the ability to correct and linerize the analog input voltage feedback signal, thus: 1) reducing hardware requirments; 2) being easily adaptable to various non-linear feedback signals.

24. A microprocessor directed polyphase inverter as defined in claim 1 that allows user selectable Forward/Reverse direction of said motor automatically.

25. A microprocessor directed polyphase inverter as defined in claim 1 that can be controlled and can communicate with external controlling devices through said serial port.

26. A microprocessor directed polyphase inverter as defined in claim 1 whose protection circuity and sensing position provides protection on phase to phase and phase to ground short circuits.

27. A microprocessor directed polyphse inverter as defined in claim 26 that has a means of latching the identifed fault condition and providing an immediate direct coupled removal of all base drive to output switching devices.

28. A microprocessor directed polyphase inverter as defined in claim 1 that has a simple non-magnetic means of voltage feedback signal.

29. A microprocessor directed polyphase inverter as defined in claim 1 that has a means of latching the identified fault condition and providing an immediate direct coupled removal of all base drive to output switching devices.