EP0148258A1 - Signal quality steered diversity - Google Patents

Signal quality steered diversity

Info

Publication number
EP0148258A1
EP0148258A1 EP19840902741 EP84902741A EP0148258A1 EP 0148258 A1 EP0148258 A1 EP 0148258A1 EP 19840902741 EP19840902741 EP 19840902741 EP 84902741 A EP84902741 A EP 84902741A EP 0148258 A1 EP0148258 A1 EP 0148258A1
Authority
EP
European Patent Office
Prior art keywords
antenna
noise flag
data
bit
data signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP19840902741
Other languages
German (de)
French (fr)
Inventor
Eugene Joseph Bruckert
James Steven Butcher
Thomas Frederick Kneisel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of EP0148258A1 publication Critical patent/EP0148258A1/en
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/02—Arrangements for detecting or preventing errors in the information received by diversity reception
    • H04L1/06—Arrangements for detecting or preventing errors in the information received by diversity reception using space diversity
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B7/00—Radio transmission systems, i.e. using radiation field
    • H04B7/02—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas
    • H04B7/04—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas
    • H04B7/08—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the receiving station
    • H04B7/0802—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the receiving station using antenna selection
    • H04B7/0805—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the receiving station using antenna selection with single receiver and antenna switching
    • H04B7/0814—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the receiving station using antenna selection with single receiver and antenna switching based on current reception conditions, e.g. switching to different antenna when signal level is below threshold

Definitions

  • This invention relates to the field of portable communication transceivers and specifically to a portable transceiver circuit which determines the quality of a received signal and directs the tranceiver to select an alternative antenna if the signal quality deteriorates below a predetermined level.
  • Portable radio transceivers are used in several facets of communications technology.
  • Portable trans ⁇ ceivers can be found in paging systems, two-way communication systems such as those used by police and other public servants, and more recently portable receivers have found use in portable data terminals which are used to communicate with a host computer over a radio link.
  • Portable data terminals provide computer diagnostics and expanded computer power in the portable terminal.
  • Typical portable paging receivers in the past have incorporated loop-type antennas which are typically
  • Portable units which contain both a receiver and transmitter are utilized in public service and private industry where communication between a number of units is desirable.
  • the units typically contain a receiver and transmitter used in combination with an external helical, monopole or dipole antenna. These antennas are respon ⁇ sive to the electrical field of an RF signal and provide superior reception and transmission characteristics, when the antenna is located externally to the portable device housing. In addition, helical and monopole antenna performance is degraded substantially when the antenna is operated in close proximity to a human body.
  • a paging receiver is. normally worn on the body when in use. Unlike the pager, a portable transceiver is utilized in many different environments. It may be handheld in front of the face, worn on the hip, or placed on a conducting or non-conducting surface.
  • portable communication devices which are capable of transmitting and receiving data in cooperation with a host computer. These devices are for instance useful to servicemen who use the portable terminal to perform on-site computer testing and diagnostics, and to keep records thereof. It is desirable to manufacture a portable data terminal as small as possible, so the terminal can be transported easily. In addition, it is also desirable to provide a portable data terminal with an antenna system which is completely enclosed within the terminal housing. This feature enhances the portability of 'the data terminal, as well as providing protection for the terminal antenna system.
  • terminals may be carried in the hand, worn on the hip, put in a coat pocket, used on a desk, or put into a service tool kit.
  • the orientation of the unit, as well as its physical environment is constantly changing as it is utilized from one time to the next.
  • the portable data terminal Since the portable data terminal is operated in a number of distinct environments and orientations, it is necessary to provide an antenna system which is adaptable to a changing environment. Adaptability is especially useful when the portable data terminal is used in close proximity to a human body.
  • the receiver In an adaptable antenna system, the receiver must include a means for alternatly activating antennas in response to the quality of a received signal.
  • Prior art antenna switching devices have typically based the antenna switching decision on the signal strength of an incoming RF signal. This technique switches antennas when the incoming signal drops below a predetermined threshold. To implement a signal strength based antenna decision, expensive RF circuitry is required to process signal strength information. In addition, signal strength based antenna switching is prone to "chattering" when the signal level for each antenna is below a predetermined threshold.
  • the invention contemplates an antenna switching circuit and technique which is used to control an adaptable antenna system in a portable trans ⁇ DCver.
  • the inventive antenna switching circuit is coupled to the audio output of a receiver, which is configured to provide a data output signal.
  • the receiver is coupled to a bit quality detector which samples each incoming data bit at four times the data rate. Each data cycle is stored in a shift register. The data sample corresponding to the middle of the data bit is retained as the value of the data bit and the four data bit samples are compared to generate a bit noise flag bit. If the bit transition jitter is less than + 1/4 bit, the noise flag is 0 otherwise the bit noise flag is set to 1.
  • the incoming data stream and bit noise flag stream is then coupled to a microcomputer which operates in conjunction with the bit quality and data storage registers. When 8 data bits and the corresponding 8 noise flag bits have been accumulated, the bits are read into the microcomputer memory and processed in accordance
  • the microprocessor retains 14 bytes of previous bit noise flag information.
  • the microcomputer then - compares the flag rate being generated by the presently connected antenna with the flag rate which was generated by the' previously connected antenna. If the antenna presently connected produces a flag rate higher than the previously connected antenna, the microprocessor will pause and switch antennas at a time which minimizes bit errors due to switching transients.
  • Figure 1 is a perspective drawing of a portable data receiver such as one which would incorporate the preferred embodiment of the present invention.
  • FIG. 2 is a block diagram of an antenna system which would incorporate an embodiment of the present invention.
  • Figure 3 is a illustration of the sampling scheme for determining bit quality in accordance with the present invention.
  • Figure 4 is an electrical schematic of a circuit which generates bit quality information bits utilized by the present invention.
  • FIG. 5 is a flow diagram which details the operation of the present invention.
  • FIG. 1 shows a perspective drawing of a portable data communication device such as one which would incorporate the preferred embodiment of the present invention.
  • the portable transceiver 10 incorporates a display 12 and a keyboard 11 and is used to communicate with a host computer.
  • the portable transceiver 10 transmits and receives modulated data and can be used to provide on-site computer diagnostics.
  • the portable transceiver 10 is constructed of a plastic housing which encases the terminal and radio electronic circuits, as well as an adaptable antenna system including a plurality of antennas which may be optimized for specific environmental conditions, for example, on the body versus off the body use.
  • FIG. 2 shows an electrical schematic and block diagram of a data receiver which would utilize the pre ⁇ ferred embodiment of the present invention.
  • the data terminal includes two antennas 14, 13 which are coupled to diodes 21, 26. The antennas are selectively activated through inductors 22, 27 by placing a control voltage on terminals "A" or "B". Antennas 14, 13 are then coupled to a receiver 28 through capacitors 23, 24. The receiver 28 processes the received signal and converts it to a lower frequency signal of the desired form, in this case binary data at approximately 4800 bits/sec.
  • the receiver data output is then coupled to a bit quality detector 30 which generates a binary signal corresponding to the binary data signal which provides a flag indicating the quality of a received bit.
  • the bit quality detector 30 evaluator circuit will be discussed in more detail later.
  • the bit quality detector 30 is coupled to a micro ⁇ processor 31 which processes the incoming data and bit quality information in accordance with the present invention.
  • the microprocessor 31 then selectively activates antenna 14 or 15 depending on the quality of the - 1 -
  • FIG. 3 is an illustration of the sampling scheme for determining bit quality in accordance with the present invention. As shown in Figure 3, each incoming data bit is sampled four times. According to the present invention, a data bit of acceptable integrity is defined as having less than _+ 1/4 bit transition time jitter.
  • Figure 4 shows an electrical schematic of a circuit in bit quality detector 30 in Figure 2 which generates noise flag bit information in accordance with the present invention.
  • the bit noise flag generator circuit consists of a series of flip-flops 40, 42, 44 which are configured as a 3 bit shift register. Samples are shifted into the three bit shift register at four times the data rate as shown by terminal 4X coupled to flip-flops 40, 42 and 44. The three outputs of this shift register provide the four sample per bit information required to recover clock and data and generate bit noise flags.
  • a separate circuit decodes the data stream and produces a clock signal at the clock rate, a clock signal at twice the data rate and a clock signal at four times the data rate.
  • the clock recovery circuit could be any conventional digital phase locked loop configured to lock the detector clock onto the incoming data stream.
  • the four samples occur on the rising edge of 4X serial data clock.
  • the 1X and 2X clocks are derived from the 4X clock by simple divide by 2 stages.
  • the 1X and 2X clocks are used to uniquely identify the position of the four samples as they are shifted through the 3 bit register.
  • the recovered data signal is derived from the output of flip-flop 40 and corresponds to sample 3 of Figure 3. The data sample is then shifted to the 8 bit data register 56 on each falling edge of the 1X clock.
  • the bit noise flag information is generated by logic gates 46, 48 and 50.' The bit noise flag bit is shifted into the 8 bit BNF register 54 on the rising edge of the BNF clock (BNFC) . This occurs when flip-flop 40 stores sample 4, flip-flop 42 stores sample 3, and flip-flop 44 stores sample 2.
  • the exclusive OR gates 48, 46 and OR gate 50 are coupled so that they generate an output according to the logical relationship.
  • FIG. 5 shows a flow diagram which defines the micro ⁇ processor (31 of Figure 2) operation in accordance with the present invention.
  • the process of the present invention keeps a running total of how many bits are flagged and which antenna is connected when each byte's worth of data received.
  • the inventive process decides that the antenna is to be switched if and only if there is at least one flag bit that is a 1 in the most recently received byte and the flag rate from the non-attached antenna (FR2) is less than the flag rate of the attached antenna (FR1).
  • Flag rate 2 (FR2) is defined as the number of flags received in the last fourteen bytes when the non-attached antenna 2 was attached divided by the number of bytes when the non-attached antenna was attached.
  • FR2 is equal to zero if non-attached antenna was not attached during the last 14 bytes.
  • Flag rate 1 (FR1) for the attached antenna FR1 is defined in the same manner. When an antenna switch is effected, the number of flags in the byte where the antenna switch occurred is set
  • the inventive process also causes the switching action to occur at a particular time before the next bit enters the antenna terminals.
  • the microprocessor 31 in Figure 2 is adjusted to switch the antenna about 50 microseconds before the bit transition enters the antenna terminals. This feature allows the antenna system to switch antennas at a time which minimizes bit errors due to switching transients.
  • the program shown in Figure 5 is initated every time the BNF and data registers (54, 56 in Figure 4) have accumulated eight bits.
  • Item 70 instructs the microprocessor to read the contents of the data and BNF registers into the micro ⁇ processor RAM. For the purposes of the present invention, 14 bytes of previous BNF information for the antennas are also retained in RAM.
  • decision 72 selects item 78 which counts and stores the BNF information of the latest byte.
  • the program proceeds to decision 80 which compares the relative flag rates FRl and FR2 of the two antennas.
  • the antenna switching system examines bit quality information generated by an electronic circuit and switches antennas based on the relative bit flag rate being produced by each antenna.
  • the invention effects antenna switches at a time chosen to minimize bit error due to switching transients.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Radio Transmission System (AREA)

Abstract

Circuit et technique permettant d'orienter un système d'antennes adaptables. L'invention est couplée à la sortie d'un récepteur HF (28) présentant une configuration lui permettant de produire un signal de sortie de données, et évalue la qualité du signal de données du récepteur. L'invention commute les antennes (13, 14) lorsque la qualité du signal se détériore en tombant en dessous d'un niveau prédéterminé.Circuit and technique for orienting a system of adaptable antennas. The invention is coupled to the output of an HF receiver (28) having a configuration for producing a data output signal, and evaluates the quality of the data signal from the receiver. The invention switches the antennas (13, 14) when the signal quality deteriorates when falling below a predetermined level.

Description

SIGNAL QUALITY STEERED DIVERSITY
Background of the Invention
Field of Invention
This invention relates to the field of portable communication transceivers and specifically to a portable transceiver circuit which determines the quality of a received signal and directs the tranceiver to select an alternative antenna if the signal quality deteriorates below a predetermined level.
Description of the Prior Art
Portable radio transceivers are used in several facets of communications technology. Portable trans¬ ceivers can be found in paging systems, two-way communication systems such as those used by police and other public servants, and more recently portable receivers have found use in portable data terminals which are used to communicate with a host computer over a radio link. Portable data terminals provide computer diagnostics and expanded computer power in the portable terminal.
Typical portable paging receivers in the past have incorporated loop-type antennas which are typically
O PI responsive to the magnetic field component of a trans¬ mitted RF signal. This type of antenna system provides marginal performance, but is desirable because the loop antenna can be concealed within a radio housing and responds well when the receiver is in close proximity to a human body. However, the overall sensitivity of the antenna/receiver combination is somewhat degraded where the receiver is in close proximity to a human body. In addition, loop-type antennas exhibit certain problems which make them undesirable for use in a portable device which also utilizes a transmitter.
Portable units which contain both a receiver and transmitter are utilized in public service and private industry where communication between a number of units is desirable. The units typically contain a receiver and transmitter used in combination with an external helical, monopole or dipole antenna. These antennas are respon¬ sive to the electrical field of an RF signal and provide superior reception and transmission characteristics, when the antenna is located externally to the portable device housing. In addition, helical and monopole antenna performance is degraded substantially when the antenna is operated in close proximity to a human body.
A paging receiver is. normally worn on the body when in use. Unlike the pager, a portable transceiver is utilized in many different environments. It may be handheld in front of the face, worn on the hip, or placed on a conducting or non-conducting surface.
With the advance of data processing and data communication techniques, it is now desirable to manu¬ facture portable communication devices which are capable of transmitting and receiving data in cooperation with a host computer. These devices are for instance useful to servicemen who use the portable terminal to perform on-site computer testing and diagnostics, and to keep records thereof. It is desirable to manufacture a portable data terminal as small as possible, so the terminal can be transported easily. In addition, it is also desirable to provide a portable data terminal with an antenna system which is completely enclosed within the terminal housing. This feature enhances the portability of 'the data terminal, as well as providing protection for the terminal antenna system.
These terminals may be carried in the hand, worn on the hip, put in a coat pocket, used on a desk, or put into a service tool kit. The orientation of the unit, as well as its physical environment is constantly changing as it is utilized from one time to the next.
Since the portable data terminal is operated in a number of distinct environments and orientations, it is necessary to provide an antenna system which is adaptable to a changing environment. Adaptability is especially useful when the portable data terminal is used in close proximity to a human body.
In an adaptable antenna system, the receiver must include a means for alternatly activating antennas in response to the quality of a received signal. Prior art antenna switching devices have typically based the antenna switching decision on the signal strength of an incoming RF signal. This technique switches antennas when the incoming signal drops below a predetermined threshold. To implement a signal strength based antenna decision, expensive RF circuitry is required to process signal strength information. In addition, signal strength based antenna switching is prone to "chattering" when the signal level for each antenna is below a predetermined threshold.
For the foregoing and other shortcomings, there is a need for an improved adaptable antenna system control scheme for use with a transceiver in which the antenna system activates a particular antenna based on the signal quality of the incoming signal. Signal quality information is derived from the receiver output signal and does not require any special RF amplifiers to determine signal quality.
Summary of the Invention
Accordingly, it is an object of the present inven¬ tion to provide an improved antenna selector device which utilizes a measurement of the audio signal quality to determine whether to switch an alternate antenna.
It is a further object of the present invention to implement an antenna hold feature so rapid antenna switching will not occur at low signal levels. It is still another object of the present invention to implement an antenna selector device which effects the antenna switch at a time optimized for reduced data errors due to switching transients.
Briefly described, the invention contemplates an antenna switching circuit and technique which is used to control an adaptable antenna system in a portable trans¬ ceiver. The inventive antenna switching circuit is coupled to the audio output of a receiver, which is configured to provide a data output signal. The receiver is coupled to a bit quality detector which samples each incoming data bit at four times the data rate. Each data cycle is stored in a shift register. The data sample corresponding to the middle of the data bit is retained as the value of the data bit and the four data bit samples are compared to generate a bit noise flag bit. If the bit transition jitter is less than + 1/4 bit, the noise flag is 0 otherwise the bit noise flag is set to 1. The incoming data stream and bit noise flag stream is then coupled to a microcomputer which operates in conjunction with the bit quality and data storage registers. When 8 data bits and the corresponding 8 noise flag bits have been accumulated, the bits are read into the microcomputer memory and processed in accordance
« p i OMPI with the present invention. According to the present invention, the microprocessor retains 14 bytes of previous bit noise flag information. The microcomputer then - compares the flag rate being generated by the presently connected antenna with the flag rate which was generated by the' previously connected antenna. If the antenna presently connected produces a flag rate higher than the previously connected antenna, the microprocessor will pause and switch antennas at a time which minimizes bit errors due to switching transients.
Brief Description of the Drawings
Figure 1 is a perspective drawing of a portable data receiver such as one which would incorporate the preferred embodiment of the present invention.
Figure 2 is a block diagram of an antenna system which would incorporate an embodiment of the present invention.
Figure 3 is a illustration of the sampling scheme for determining bit quality in accordance with the present invention. Figure 4 is an electrical schematic of a circuit which generates bit quality information bits utilized by the present invention.
Figure 5 is a flow diagram which details the operation of the present invention.
Detailed Description of the Drawings
Figure 1 shows a perspective drawing of a portable data communication device such as one which would incorporate the preferred embodiment of the present invention. The portable transceiver 10 incorporates a display 12 and a keyboard 11 and is used to communicate with a host computer. The portable transceiver 10 transmits and receives modulated data and can be used to provide on-site computer diagnostics. The portable transceiver 10 is constructed of a plastic housing which encases the terminal and radio electronic circuits, as well as an adaptable antenna system including a plurality of antennas which may be optimized for specific environmental conditions, for example, on the body versus off the body use. An exact description of the receiver antenna system is shown in copending patent application attorneys docket number CM-0192J entitled "Homotropic Antenna System" by Kneisel et al and assigned to the assignee of the present invention. The present invention operates in cooperation with the receiver and determines which antenna 13, 14 is producing a higher quality signal, and selects that antenna.
Figure 2 shows an electrical schematic and block diagram of a data receiver which would utilize the pre¬ ferred embodiment of the present invention. The data terminal includes two antennas 14, 13 which are coupled to diodes 21, 26. The antennas are selectively activated through inductors 22, 27 by placing a control voltage on terminals "A" or "B". Antennas 14, 13 are then coupled to a receiver 28 through capacitors 23, 24. The receiver 28 processes the received signal and converts it to a lower frequency signal of the desired form, in this case binary data at approximately 4800 bits/sec. The receiver data output is then coupled to a bit quality detector 30 which generates a binary signal corresponding to the binary data signal which provides a flag indicating the quality of a received bit. The bit quality detector 30 evaluator circuit will be discussed in more detail later.
The bit quality detector 30 is coupled to a micro¬ processor 31 which processes the incoming data and bit quality information in accordance with the present invention. The microprocessor 31 then selectively activates antenna 14 or 15 depending on the quality of the - 1 -
incoming signal being produced by a particular antenna. The microprocessor 31 can be any suitable conventional microprocessor, such as, for example, a Motorola type MC146805 and its RAM and other peripheral devices. Figure 3 is an illustration of the sampling scheme for determining bit quality in accordance with the present invention. As shown in Figure 3, each incoming data bit is sampled four times. According to the present invention, a data bit of acceptable integrity is defined as having less than _+ 1/4 bit transition time jitter.
Therefore, according to Figure 3, if samples 2, 3 and 4 are the same, i.e., all ones or zeros, then the noise flag will be set to zero for that bit, otherwise, the noise flag is 1. Figure 4 shows an electrical schematic of a circuit in bit quality detector 30 in Figure 2 which generates noise flag bit information in accordance with the present invention. The bit noise flag generator circuit consists of a series of flip-flops 40, 42, 44 which are configured as a 3 bit shift register. Samples are shifted into the three bit shift register at four times the data rate as shown by terminal 4X coupled to flip-flops 40, 42 and 44. The three outputs of this shift register provide the four sample per bit information required to recover clock and data and generate bit noise flags.
A separate circuit (now shown) decodes the data stream and produces a clock signal at the clock rate, a clock signal at twice the data rate and a clock signal at four times the data rate. The clock recovery circuit could be any conventional digital phase locked loop configured to lock the detector clock onto the incoming data stream. The four samples occur on the rising edge of 4X serial data clock. The 1X and 2X clocks are derived from the 4X clock by simple divide by 2 stages. The 1X and 2X clocks are used to uniquely identify the position of the four samples as they are shifted through the 3 bit register. The recovered data signal is derived from the output of flip-flop 40 and corresponds to sample 3 of Figure 3. The data sample is then shifted to the 8 bit data register 56 on each falling edge of the 1X clock. The bit noise flag information is generated by logic gates 46, 48 and 50.' The bit noise flag bit is shifted into the 8 bit BNF register 54 on the rising edge of the BNF clock (BNFC) . This occurs when flip-flop 40 stores sample 4, flip-flop 42 stores sample 3, and flip-flop 44 stores sample 2. The exclusive OR gates 48, 46 and OR gate 50 are coupled so that they generate an output according to the logical relationship.
BNF = [2©3] + [3© 4] After eight data bits and the corresponding BNF bits have been shifted into the registers 54, 56, the information is transferred to buffer registers (not shown) which are accessed by the microprocessor 31 of Figure.2.
Figure 5 shows a flow diagram which defines the micro¬ processor (31 of Figure 2) operation in accordance with the present invention. The process of the present invention keeps a running total of how many bits are flagged and which antenna is connected when each byte's worth of data received. The inventive process decides that the antenna is to be switched if and only if there is at least one flag bit that is a 1 in the most recently received byte and the flag rate from the non-attached antenna (FR2) is less than the flag rate of the attached antenna (FR1). Flag rate 2 (FR2) is defined as the number of flags received in the last fourteen bytes when the non-attached antenna 2 was attached divided by the number of bytes when the non-attached antenna was attached. FR2 is equal to zero if non-attached antenna was not attached during the last 14 bytes. Flag rate 1 (FR1) for the attached antenna FR1 is defined in the same manner. When an antenna switch is effected, the number of flags in the byte where the antenna switch occurred is set
OMP to zero and the associated byte is considered to belong to the antenna that was switched in. The inventive process also causes the switching action to occur at a particular time before the next bit enters the antenna terminals. For the purposes of the preferred embodiment the microprocessor (31 in Figure 2) is adjusted to switch the antenna about 50 microseconds before the bit transition enters the antenna terminals. This feature allows the antenna system to switch antennas at a time which minimizes bit errors due to switching transients.
In accordance with the present invention, the program shown in Figure 5 is initated every time the BNF and data registers (54, 56 in Figure 4) have accumulated eight bits. Item 70 instructs the microprocessor to read the contents of the data and BNF registers into the micro¬ processor RAM. For the purposes of the present invention, 14 bytes of previous BNF information for the antennas are also retained in RAM. Decision 72 examines the byte count K for the currently activated antenna. If the byte count K indicates that an antenna switch occured during the last BNF byte (i.e. K=l) , decision 72 directs the program to item 76 which sets the BNF count to zero because this byte has been corrupted by the antenna switching transient. The byte count K is then reset and item 76 exits the routine to wait for the next byte.
If an antenna switch did not occur during the last BNF byte (i.e. =0) , decision 72 selects item 78 which counts and stores the BNF information of the latest byte. The program proceeds to decision 80 which compares the relative flag rates FRl and FR2 of the two antennas. The flag rate FR of a particular antenna is defined according to the following relationship. number of flag bits from antenna(n) FR.n) = number of antenna bytes antenna(n) Flag rate 2 (FR2) is always associated with the detached antenna. If flag rate 1 (FRl) is greater than the flag rate from the detached antenna FR2, the program proceeds to item 84 which waits approximately 50 microseconds before the next bit enters the receiver and then switches antennas. Item 84 then resets the byte count to 1 and exits the routine.
> If flag rate 1 (FR1) is less than or equal to flag rate 2 (FR2), an antenna switch is not required and decision 80 exits the routine.
In summary, a device capable of directing a switched antenna diversity system is described. The antenna switching system examines bit quality information generated by an electronic circuit and switches antennas based on the relative bit flag rate being produced by each antenna. The invention effects antenna switches at a time chosen to minimize bit error due to switching transients.
Accordingly, other modifications uses and embodiments will be apparent to one skilled in the art without departing from the spirit and scope of the principles of the present invention. What is claimed is:

Claims

Claims
1. An antenna control circuit for selecting a particular antenna in an adaptable antenna system, including a presently selected antenna and an alternate antenna, based on the output signal of a receiver configured to receive a modulated data signal comprising: means for sampling each bit of the received data signal a plurality of times and producing a noise flag bit indicative of the quality of the data signal received by the presently selected antenna; and means for processing the noise flag bits for the presently selected antenna and alternate antenna and selecting the alternate antenna if the data signal quality for the presently selected antenna is lower than the data signal quality for the alternate antenna.
OMPI
2. A method for selecting a particular antenna in an adaptable antenna system, including a presently selected antenna and an alternate antenna, based on the output signal of a receiver configured to receive a modulated data signal comprising the steps of: sampling each bit of the received data signal a plurality of times; producing a noise flag bit indicative of the quality of the data signal received by the presently selected antenna; processing the noise flag bits for the presently selected antenna and alternate antenna; and selecting the alternate antenna if the data signal quality for the presently selected antenna is lower than the data signal quality for the alternate antenna.
fuRE
O PI
3. A method for selecting one of two antennas in an adaptable antenna system for receiving an RF data signal having a plurality of bits comprising the steps of: receiving the RF data signal; converting the received RF data signal to a baseband data signal; sampling each bit of the baseband data signal at least four times; comparing the data samples and generating a noise flag bit based on a predetermined criteria; accumulating multiple bytes of noise flag bits; generating a noise flag rate based on at least two noise flag bytes for the presently selected antenna; and selecting the alternate antenna if the noise flag rate of the presently connected antenna is greater than the noise flag rate of the alternate antenna.
4. An antenna control circuit for selecting a particular antenna in an adaptable antenna system based on the output signal of a receiver configured to receive a modulated data signal comprising: means for sampling each bit of the baseband data
- signal a plurality of times; means for comparing the data samples and generating a noise flag bit based on predetermined criteria; means for accumulating multiple bytes of noise flag bits; means for generating a noise flag rate based on at least two noise flag bytes for the presently selected antenna; and means for selecting the alternate antenna if the noise flag rate of the presently connected antenna is greater than the noise flag rate of the alternate antenna .
-£T5RE4
OMPI
5. A method for selecting one of two antennas in an adaptable antenna system for receiving an RF data signal having a plurality of bits comprising the steps of: receiving the RF data signal; converting the received RF data signal to a baseband data signal; sampling each bit of the baseband data signal at least four times; storing the four data samples in a register; retaining a data sample as the value of the data bit; comparing the data samples and generating a noise flag bit based on a predetermined criteria; accumulating multiple bytes of noise flag bits and retained data bits; generating a noise flag rate based on at least two noise flag bytes for the presently selected antenna; comparing the noise flag rate of the presently selected antenna with the noise flag rate of the alternate antenna; generating a delay if the noise flag rate of the presently connected antenna is greater than the noise flag rate of the alternate antenna; and selecting the alternate antenna after the delay has elapsed .
OMPI
6. An antenna control circuit for selecting a particular antenna in an adaptable antenna system based on the output signal of a receiver configured to receive a modulated data signal comprising: means for sampling each bit of the baseband data signal at least four times; means for storing the four data samples in a register; means for retaining a data sample as the value of the data bit; means for comparing the data samples and generating a noise flag bit based on predetermined criteria; means for accumulating multiple bytes of noise flag bits and retained data bits; means for generating a noise flag rate based on at least two noise flag bytes for the presently selected antenna; means for comparing the noise flag rate of the presently selected antenna with the noise flag rate of the alternate antenna; means for generating a delay if the noise flag rate of the presently connected antenna is greater than the noise flag rate of the alternate antenna; and means for selecting the alternate antenna after the delay has elapsed.
OMPI
7. The method of claim 6 wherein said generating step further includes the step of generating noise flag bits according to the relationship
[S2 © S3] + [S3 S4] where S2, S3 and S4 are the second, third and fourth data samples when the first sample occurs on the leading edge of the data bit.
8. An antenna control circuit for selecting one of two antennas in an adaptable antenna system, the antenna selection based on the data signal quality of a receiver output signal, said antenna control circuit comprising: a first shift register having at least a first, second and third outputs and being coupled to the receiver output for sampling and storing an incoming data bit; a first exclusive OR logic means with inputs coupled to said first and second shift register outputs for generating a first logic signal; a second exclusive OR logic means with inputs coupled to said said second and third shift register outputs for generating a second logic signal; OR logic means with inputs coupled to the outputs of said first and second exclusive OR logic means for generating noise flag bits;
-means for generating a first, second and third clock signals locked to the incoming data stream for clocking said first shift register with the third clock signal; third exclusive OR logic means with inputs coupled to said first, second and third clock signals and an output. a second shift register with a clock and data input, said clock input coupled to said third exclusive OR logic means output signal, said data input coupled to said OR logic means for accumulating noise flag bits; a third shift register with data and clock input, said clock input ocupled to said first clock signal said data input coupled to the first output of said first shift register for accumulating data bits; processing means coupled to said second and third shift register for receiving noise flag and data bits and selecting one of the two antennas based on the noise flag bits.
EP19840902741 1983-07-06 1984-06-27 Signal quality steered diversity Withdrawn EP0148258A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US51143183A 1983-07-06 1983-07-06
US511431 1990-04-20

Publications (1)

Publication Number Publication Date
EP0148258A1 true EP0148258A1 (en) 1985-07-17

Family

ID=24034884

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19840902741 Withdrawn EP0148258A1 (en) 1983-07-06 1984-06-27 Signal quality steered diversity

Country Status (4)

Country Link
EP (1) EP0148258A1 (en)
AU (1) AU3150284A (en)
CA (1) CA1220545A (en)
WO (1) WO1985000482A1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4584713A (en) * 1983-07-06 1986-04-22 Motorola, Inc. Signal quality steered diversity
GB2178269B (en) * 1985-06-10 1989-08-16 Nec Corp Receiver for antenna switching diversity systems
US5589844A (en) * 1995-06-06 1996-12-31 Flash Comm, Inc. Automatic antenna tuner for low-cost mobile radio
EP0830792A4 (en) * 1995-06-06 2000-04-26 Flash Comm Inc Determining propagating and clear frequency in wireless data communications network

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3628149A (en) * 1968-12-19 1971-12-14 Bell Telephone Labor Inc Diversity switch for digital transmission
US3651406A (en) * 1969-10-03 1972-03-21 Magnavox Co System for plural channel signal reception and readout and method of operation
DE2360929C2 (en) * 1973-12-06 1975-07-17 Siemens Ag, 1000 Berlin Und 8000 Muenchen Circuit arrangement for selecting a diversity channel via which data is transmitted in the form of bits
JPS5439093B2 (en) * 1974-08-24 1979-11-26
JPS5732535B2 (en) * 1975-02-17 1982-07-12

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO8500482A1 *

Also Published As

Publication number Publication date
AU3150284A (en) 1985-02-07
CA1220545A (en) 1987-04-14
WO1985000482A1 (en) 1985-01-31

Similar Documents

Publication Publication Date Title
US4584713A (en) Signal quality steered diversity
US4584709A (en) Homotropic antenna system for portable radio
US4414676A (en) Signal synchronization system
US4816820A (en) Radio communication receiver with apparatus for altering bit rate of the receiver
US6351630B2 (en) Wireless communication system, radio frequency communications system, wireless communications method, radio frequency communications method, and backscatter radio frequency communications system
GB1564596A (en) Sectored antenna receiving system
CA1220545A (en) Signal quality steered antenna diversity system
WO2001045315A1 (en) Symbol sampling time determination of a hard decision radio receiver
US5687197A (en) Method and apparatus for detecting data symbols in a diversity communication system
US5839061A (en) Receiver quality measurement system for use in digital cordless telephones and like apparatus
US5719904A (en) Data restoring circuit
CN100568786C (en) The peak value searching of energy signal and collator
US5206636A (en) Signal search method for selective call receiver
JP2966695B2 (en) Receiving machine
US6853693B1 (en) Method and apparatus for gain normalization of a correlation demodulator
US7382751B1 (en) CDMA system with separate function channel card
US6463306B1 (en) Transmission system comprising at least a satellite station which includes circuits fed by an energy source and satellite suitable for such a system
EP1172978B1 (en) Diversity detection of PPM signals
JPH11168419A (en) Antenna diversity system
WO1988003350A1 (en) Apparatus and method for altering the ratio of information to parity in a digital communications system
WO1999008402A1 (en) Wireless communication system including a plurality of selectable antennas and wireless communications method
JPS6366478A (en) Bearing detector
JPH0946283A (en) Method and circuit for selecting reception frequency and receiving device
Vance Miniature pager with novel receiver on-a-chip
JPH07226706A (en) Fading pitch detector

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Designated state(s): AT CH DE FR GB LI LU NL SE

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 19850610

RIN1 Information on inventor provided before grant (corrected)

Inventor name: KNEISEL, THOMAS, FREDERICK

Inventor name: BRUCKERT, EUGENE, JOSEPH

Inventor name: BUTCHER, JAMES, STEVEN