EP0111098A1 - Method of making complementary metal oxide semiconductor structures - Google Patents
Method of making complementary metal oxide semiconductor structures Download PDFInfo
- Publication number
- EP0111098A1 EP0111098A1 EP83110131A EP83110131A EP0111098A1 EP 0111098 A1 EP0111098 A1 EP 0111098A1 EP 83110131 A EP83110131 A EP 83110131A EP 83110131 A EP83110131 A EP 83110131A EP 0111098 A1 EP0111098 A1 EP 0111098A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- layer
- set forth
- silicon
- well
- channel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823878—Complementary field-effect transistors, e.g. CMOS isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76213—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
- H01L21/76216—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
- H01L21/76218—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers introducing both types of electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers, e.g. for isolation of complementary doped regions
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/975—Substrate or mask aligning feature
Definitions
- This invention relates to a process for making dense integrated semiconductor structures and, more particularly, to a process for making an array of transistors in the complementary metal oxide semiconductor (CMOS) technology wherein both N and P channel transistors are formed on a common semiconductor substrate.
- CMOS complementary metal oxide semiconductor
- CMOS technology provides certain advantages over integrated semiconductor technologies that use only N channel devices or P channel devices. Some of these advantages include speed and virtually no standby power.
- the method includes applying a photoresist layer over the insulating layer with an opening over one of the thin insulating films, introducing a first impurity into the channel region of the one portion to adjust the impurity therein and depositing a first conductive material on the thin insulating film located over the channel region of the one portion.
- the photoresist layer is then removed and a second impurity is introduced into the channel region of the other portion to adjust the impurity therein.
- a second conductive material is deposited on the thin insulating film located over the channel region of the other portion and in contact with the first conductive material, with the second conductive material having a different work function than that of the first conductive material.
- the first conductive material is, preferably, platinum silicide while the second conductive material may be aluminum.
- the invention as claimed is intended to provide a simple process for making a very planar CMOS structure with tight geometries which has well and field regions self-aligned to each other after the active device regions have been defined.
- CMOS structure wherein isolation regions required by bulk CMOS structures are first formed, an N channel device field region is self-aligned to an N well region in a semiconductor substrate and a polysilicon layer, or other refractory material, is twice defined for forming P and N channels, the first definition masking P channel source and drain regions while defining the N channel and the second definition defining the P channel while using a photoresist layer to mask the N channel.
- a single mask level defines the well region and self-aligns the necessary field doping to the well region to provide closely spaced N and P channel devices.
- Fig. 1 a sectional view of the CMOS structure made in accordance with the process of the present invention during an early stage of the fabrication thereof.
- the structure includes a semiconductor substrate 10, which is made of a P+ conductivity type silicon and an epitaxial semiconductor layer 12, preferably P- type silicon, grown on substrate 10.
- a thin layer of silicon dioxide 14 is grown on the epitaxial layer 12 and a layer of silicon nitride 16 is deposited, preferably by known low pressure chemical vapor deposition techniques, on the silicon dioxide layer 14.
- a first layer 18 of polysilicon which may have a thickness of 150 nanometers, is deposited on the silicon nitride layer 16 by any known technique, preferably, by undoped low pressure chemical vapor deposition.
- the thickness of the epitaxial silicon layer 12 may be from 1 to 15 micrometers and have a resistivity range from 5 to 50 ohm-centimeters, and the layers 14 and 16 may have a thickness of 40 and 100 nanometers, respectively.
- openings 20, 22 and 24 are formed in the polysilicon and silicon nitride layers 16 and 18 to define pads 26 and 28 for semi-recessed oxide segments 30, 32 and 34, illustrated in Fig. 3 of the drawings.
- the first polysilicon layer 18 and the silicon nitride layer 16 may be dry etched by the use of carbon tetrafluoride (CF 4 ) and oxygen gas.
- CF 4 carbon tetrafluoride
- the photoresist mask is then stripped in an oxygen plasma and the surface of the remaining structure cleaned by any known process.
- a second photoresist mask 36 illustrated in Fig. 2, is provided over the first polysilicon layer 18 and the exposed surfaces of the silicon dioxide layer 14 having an opening 38 to define an N well 40, wherein phosphorous ions are implanted.
- a second layer of polysilicon is, preferably, directionally evaporated over the second photoresist mask 36 and into the opening 38 forming first and second polysilicon segments 42 and 44, respectively.
- This polysilicon layer may be semi-crystalline or amorphous at this point in the process.
- the segment 42 of the second polysilicon layer deposited over the second photoresist mask 36 is removed, along with the second photoresist mask 36, by known lift-off techniques, and the phosphorous ions are driven deeper into epitaxial layer 12 by a known heat process in an inert atmosphere.
- boron is implanted into selected portions of the surface of the P- epitaxial layer 12 defined by the pad 28 and polysilicon segment 44 for providing N channel device field regions 46 and 48, indicated in Fig. 3. All remaining polysilicon is now stripped and the semi-recessed oxide regions 30, 32 and 34 are grown adjacent to thin silicon dioxide regions 14' and 14" which have been protected by the silicon nitride layer 16 in pads 26 and 28. The pads 26 and 28 are then stripped, gate insulators, such as 14' and 14", are regrown and a boron channel implant is performed.
- a third layer of polysilicon is deposited over the thin silicon dioxide regions 14' and 14" and the recessed oxide regions 30, 32 and 34 and appropriately selectively etched with the use of a third photoresist mask, not shown, to form a first segment for use as a first gate electrode 50 of a first device 52 and a second segment 54 for use as an ion mask to protect the N well 40.
- Arsenic ions are implanted to form N+ source and drain regions 56 and 58 for the first device 52, followed by a heating step to partially drive in the arsenic ions.
- a fourth photoresist mask 60 has openings 62 and 64 for defining in second polysilicon segment 54 a second gate electrode 66 of a second device 68.
- the exposed polysilicon in segment 54 is etched away to form the electrode 66 shown in Fig. 5.
- Mask 60 is also arranged as an ion barrier to protect device 52 when boron is implanted to form P+ source and drain regions 70 and 72 of the second device 68. After the boron has been implanted, the mask 60 is stripped and the remaining polysilicon, i.e., first and second gate electrodes 50 and 66 have their surfaces oxidized to form silicon dioxide layers 73 and 74, respectively, as illustrated in Fig. 6 of the drawings, with the implanted ions being further driven into the epitaxial layer 12.
- Any appropriate passifying layer such as phosphosilicate glass, may now be provided over the surface of the structure and appropriate contact holes defined and opened with the use of a fifth photoresist mask, not shown.
- a metal layer e.g., copper-doped aluminum, is deposited over the passifying layer and into the openings and etched so as to form contacts such as gate electrode contacts 76 and 78 for gate electrodes 50 and 66, respectively, and source/drain region contacts such as 80 and 82.
- CMOS structure with tight geometries which uses a lift-off technique to form a self-aligned P type field region for an N channel device and an N type P channel device well region.
- a refractory material such as polysilicon permits the N well to be driven in with the reversed N well mask in place.
- the field oxide is defined with a conventional oxidizing barrier material, while the polysilicon gate electrode layer is used as a mask and is twice defined to form the gate electrodes for the N channel and P channel transistors 52 and 68.
- the first definition leaves the N channel gate electrode and the P channel gate electrode and diffusion regions covered or protected by the polysilicon layer, and the second definition leaves polysilicon over only the P channel and N channel gate electrodes of transistors 52 and 68, with a photoresist mask covering the diffusion regions of transistor 52.
- the threshold of the P channel transistor is generally too negative in this structure in view of the work function of N+ polysilicon used to form the gate electrode 66.
- N channel boron channel implant the threshold is increased toward zero volts.
- the threshold may be further controlled by the use of multiple implants when forming the N well. Implants of different energies allow independent control of the well depth and surface doping. A deep well with a relatively low surface doping also serves to move the P channel threshold toward zero and aids in latch-up prevention by the use of the retrograde well.
- the P channel threshold is lowered while the N channel threshold is raised to provide near optimum threshold values in a CMOS structure.
Abstract
Description
- This invention relates to a process for making dense integrated semiconductor structures and, more particularly, to a process for making an array of transistors in the complementary metal oxide semiconductor (CMOS) technology wherein both N and P channel transistors are formed on a common semiconductor substrate.
- It is well known that the CMOS technology provides certain advantages over integrated semiconductor technologies that use only N channel devices or P channel devices. Some of these advantages include speed and virtually no standby power.
- Processes for providing CMOS devices are taught in, e.g., U.S. Patents 4 002 501, filed June 16, 1975, and 4 183 134, filed December 11, 1978. These patents teach processes for making complementary devices which have controlled channel lengths and low gate overlap capacitance by the use of thick insulators over their source and drain regions.
- Other processes and structures known in the CMOS technology are taught in U.S. Patent 4 045 250, filed August 4, 1975, which discloses a process for producing a CMOS structure having a process step wherein a single oxidation step grows relatively thick isolation and source/drain passivation concurrently, and in U.S. Patent 3 700 507, filed October 21, 1969, which discloses a method of making CMOS structures with a reduced number of heat treatment steps.
- In U.S. Patent 4 244 752, filed March 6, 1979, there is described a method of fabricating complementary integrated circuits which includes a technique for twice defining a gate polysilicon to form the P and N channel gates.
- In commonly assigned U.S. patent application having Serial No. 352 990, filed on February 26, 1982, by S. Dash et al, there is described a method of making complementary field effect transistors in a semiconductor layer formed on an insulator having a first portion which includes an N type transistor with a channel region defined by N+ source and drain regions and having a second portion including a P type transistor with a channel region defined by P+ source and drain regions. An insulating layer is disposed over the first and second portions with thin insulating films formed only over the channel regions. The method includes applying a photoresist layer over the insulating layer with an opening over one of the thin insulating films, introducing a first impurity into the channel region of the one portion to adjust the impurity therein and depositing a first conductive material on the thin insulating film located over the channel region of the one portion. The photoresist layer is then removed and a second impurity is introduced into the channel region of the other portion to adjust the impurity therein. A second conductive material is deposited on the thin insulating film located over the channel region of the other portion and in contact with the first conductive material, with the second conductive material having a different work function than that of the first conductive material. The first conductive material is, preferably, platinum silicide while the second conductive material may be aluminum.
- In another commonly assigned U.S. patent application having Serial No. 446 793, entitled, "Method of Making High Density Complementary Transistors", filed by H. J. Geipel, Jr., R. R. Troutman and J. M. Wursthorn on December 3, 1982, there is described a method of making complementary field effect transistors in an N type conductivity semiconductor layer which includes forming a well having a P type conductivity in the semiconductor layer and forming first and second N type conductivity regions defining a channel region within the well. A P type conductivity region is then formed within the well surrounding the first and second N type conductivity regions and the channel region, followed by the formation of a P channel device in the semiconductor layer outside of the P type well.
- The invention as claimed is intended to provide a simple process for making a very planar CMOS structure with tight geometries which has well and field regions self-aligned to each other after the active device regions have been defined.
- In accordance with the teachings of this invention, a simple process is provided for making a planar CMOS structure wherein isolation regions required by bulk CMOS structures are first formed, an N channel device field region is self-aligned to an N well region in a semiconductor substrate and a polysilicon layer, or other refractory material, is twice defined for forming P and N channels, the first definition masking P channel source and drain regions while defining the N channel and the second definition defining the P channel while using a photoresist layer to mask the N channel. In the process a single mask level defines the well region and self-aligns the necessary field doping to the well region to provide closely spaced N and P channel devices.
- The foregoing and other objects, features and advantages of the invention will be apparent from the following and more particular description of the preferred embodiments of the invention, as illustrated in the accompanying drawings, in which
- Figs. 1-6 are sectional views of the CMOS structure made after successive steps during the process of the present invention.
- Referring to the drawings in more detail, there is illustrated in Fig. 1 a sectional view of the CMOS structure made in accordance with the process of the present invention during an early stage of the fabrication thereof. The structure includes a
semiconductor substrate 10, which is made of a P+ conductivity type silicon and anepitaxial semiconductor layer 12, preferably P- type silicon, grown onsubstrate 10. A thin layer ofsilicon dioxide 14 is grown on theepitaxial layer 12 and a layer ofsilicon nitride 16 is deposited, preferably by known low pressure chemical vapor deposition techniques, on thesilicon dioxide layer 14. Afirst layer 18 of polysilicon, which may have a thickness of 150 nanometers, is deposited on thesilicon nitride layer 16 by any known technique, preferably, by undoped low pressure chemical vapor deposition. The thickness of theepitaxial silicon layer 12 may be from 1 to 15 micrometers and have a resistivity range from 5 to 50 ohm-centimeters, and thelayers - With a first conventional photoresist mask, not shown,
openings silicon nitride layers pads semi-recessed oxide segments first polysilicon layer 18 and thesilicon nitride layer 16 may be dry etched by the use of carbon tetrafluoride (CF4) and oxygen gas. The photoresist mask is then stripped in an oxygen plasma and the surface of the remaining structure cleaned by any known process. - A
second photoresist mask 36, illustrated in Fig. 2, is provided over thefirst polysilicon layer 18 and the exposed surfaces of thesilicon dioxide layer 14 having anopening 38 to define an N well 40, wherein phosphorous ions are implanted. The edge of themask 36, as indicated at opening 38, has a reentrant slope. A second layer of polysilicon is, preferably, directionally evaporated over the secondphotoresist mask 36 and into the opening 38 forming first andsecond polysilicon segments segment 42 of the second polysilicon layer deposited over the secondphotoresist mask 36 is removed, along with the secondphotoresist mask 36, by known lift-off techniques, and the phosphorous ions are driven deeper intoepitaxial layer 12 by a known heat process in an inert atmosphere. - With the
segment 44 of the polysilicon layer in place, boron is implanted into selected portions of the surface of the P-epitaxial layer 12 defined by thepad 28 andpolysilicon segment 44 for providing N channeldevice field regions semi-recessed oxide regions silicon dioxide regions 14' and 14" which have been protected by thesilicon nitride layer 16 inpads pads - As indicated in Fig. 4 of the drawings, a third layer of polysilicon is deposited over the thin
silicon dioxide regions 14' and 14" and the recessedoxide regions first gate electrode 50 of afirst device 52 and asecond segment 54 for use as an ion mask to protect the N well 40. Arsenic ions are implanted to form N+ source anddrain regions first device 52, followed by a heating step to partially drive in the arsenic ions. - A
fourth photoresist mask 60 hasopenings second gate electrode 66 of asecond device 68. The exposed polysilicon insegment 54 is etched away to form theelectrode 66 shown in Fig. 5.Mask 60 is also arranged as an ion barrier to protectdevice 52 when boron is implanted to form P+ source anddrain regions second device 68. After the boron has been implanted, themask 60 is stripped and the remaining polysilicon, i.e., first andsecond gate electrodes silicon dioxide layers epitaxial layer 12. - Any appropriate passifying layer, such as phosphosilicate glass, may now be provided over the surface of the structure and appropriate contact holes defined and opened with the use of a fifth photoresist mask, not shown. A metal layer, e.g., copper-doped aluminum, is deposited over the passifying layer and into the openings and etched so as to form contacts such as
gate electrode contacts gate electrodes - Although the process has been described in the above embodiment in which an N well is formed in a P- epitaxial layer, it should be understood that the process may be modified within the scope of this invention by, e.g., forming a P well in an N type epitaxial layer. Also, other known barrier materials, insulating materials or dopants than those mentioned hereinabove may be used to practice this invention, as is known to those skilled in the art.
- It can be seen that a simple process has been provided for making an integrated circuit CMOS structure with tight geometries which uses a lift-off technique to form a self-aligned P type field region for an N channel device and an N type P channel device well region. A refractory material such as polysilicon permits the N well to be driven in with the reversed N well mask in place. The field oxide is defined with a conventional oxidizing barrier material, while the polysilicon gate electrode layer is used as a mask and is twice defined to form the gate electrodes for the N channel and
P channel transistors transistors transistor 52. - It should be noted further that the threshold of the P channel transistor is generally too negative in this structure in view of the work function of N+ polysilicon used to form the
gate electrode 66. By using an N channel boron channel implant the threshold is increased toward zero volts. Accordingly, it can be seen that a wiring advantage is provided since the N channel and P channel gate electrodes of CMOS devices are formed from the same polysilicon material. Of course, the threshold may be further controlled by the use of multiple implants when forming the N well. Implants of different energies allow independent control of the well depth and surface doping. A deep well with a relatively low surface doping also serves to move the P channel threshold toward zero and aids in latch-up prevention by the use of the retrograde well. By adjusting the P channel threshold simultaneously with the N channel by a boron channel implant, the P channel threshold is lowered while the N channel threshold is raised to provide near optimum threshold values in a CMOS structure.
Claims (16)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AT83110131T ATE26897T1 (en) | 1982-12-09 | 1983-10-11 | METHOD OF MAKING COMPLEMENTARY METAL OXIDE SEMICONDUCTOR STRUCTURES. |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US448125 | 1982-12-09 | ||
US06/448,125 US4470191A (en) | 1982-12-09 | 1982-12-09 | Process for making complementary transistors by sequential implantations using oxidation barrier masking layer |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0111098A1 true EP0111098A1 (en) | 1984-06-20 |
EP0111098B1 EP0111098B1 (en) | 1987-04-29 |
Family
ID=23779101
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP83110131A Expired EP0111098B1 (en) | 1982-12-09 | 1983-10-11 | Method of making complementary metal oxide semiconductor structures |
Country Status (7)
Country | Link |
---|---|
US (1) | US4470191A (en) |
EP (1) | EP0111098B1 (en) |
JP (1) | JPS59111359A (en) |
AT (1) | ATE26897T1 (en) |
BR (1) | BR8306653A (en) |
CA (1) | CA1191973A (en) |
DE (1) | DE3371264D1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0178418A2 (en) * | 1984-09-14 | 1986-04-23 | International Business Machines Corporation | Process for making a semiconductor structure |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4574467A (en) * | 1983-08-31 | 1986-03-11 | Solid State Scientific, Inc. | N- well CMOS process on a P substrate with double field guard rings and a PMOS buried channel |
US4839542A (en) * | 1984-08-21 | 1989-06-13 | General Datacomm Industries, Inc. | Active transconductance filter device |
US4584027A (en) * | 1984-11-07 | 1986-04-22 | Ncr Corporation | Twin well single mask CMOS process |
US4707455A (en) * | 1986-11-26 | 1987-11-17 | General Electric Company | Method of fabricating a twin tub CMOS device |
US5132236A (en) * | 1991-07-30 | 1992-07-21 | Micron Technology, Inc. | Method of semiconductor manufacture using an inverse self-aligned mask |
US5233080A (en) * | 1992-09-25 | 1993-08-03 | E. I. Du Pont De Nemours And Company | Preparation of N-acylaminomethylphosphonic acids and aminomethylphosphonic acids |
JP3958388B2 (en) * | 1996-08-26 | 2007-08-15 | 株式会社ルネサステクノロジ | Semiconductor device |
US5956583A (en) * | 1997-06-30 | 1999-09-21 | Fuller; Robert T. | Method for forming complementary wells and self-aligned trench with a single mask |
US6274443B1 (en) * | 1998-09-28 | 2001-08-14 | Advanced Micro Devices, Inc. | Simplified graded LDD transistor using controlled polysilicon gate profile |
US6063672A (en) * | 1999-02-05 | 2000-05-16 | Lsi Logic Corporation | NMOS electrostatic discharge protection device and method for CMOS integrated circuit |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2140383A1 (en) * | 1971-06-08 | 1973-01-19 | Philips Nv | |
US4027380A (en) * | 1974-06-03 | 1977-06-07 | Fairchild Camera And Instrument Corporation | Complementary insulated gate field effect transistor structure and process for fabricating the structure |
DE2700873A1 (en) * | 1976-01-12 | 1977-07-21 | Hitachi Ltd | METHOD FOR MANUFACTURING COMPLEMENTARY INSULATING LAYER FIELD EFFECT TRANSISTORS |
US4045250A (en) * | 1975-08-04 | 1977-08-30 | Rca Corporation | Method of making a semiconductor device |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3700507A (en) * | 1969-10-21 | 1972-10-24 | Rca Corp | Method of making complementary insulated gate field effect transistors |
US3999213A (en) * | 1972-04-14 | 1976-12-21 | U.S. Philips Corporation | Semiconductor device and method of manufacturing the device |
US4033797A (en) * | 1973-05-21 | 1977-07-05 | Hughes Aircraft Company | Method of manufacturing a complementary metal-insulation-semiconductor circuit |
US4002501A (en) * | 1975-06-16 | 1977-01-11 | Rockwell International Corporation | High speed, high yield CMOS/SOS process |
US4183134A (en) * | 1977-02-15 | 1980-01-15 | Westinghouse Electric Corp. | High yield processing for silicon-on-sapphire CMOS integrated circuits |
US4224733A (en) * | 1977-10-11 | 1980-09-30 | Fujitsu Limited | Ion implantation method |
US4244752A (en) * | 1979-03-06 | 1981-01-13 | Burroughs Corporation | Single mask method of fabricating complementary integrated circuits |
US4306916A (en) * | 1979-09-20 | 1981-12-22 | American Microsystems, Inc. | CMOS P-Well selective implant method |
US4382827A (en) * | 1981-04-27 | 1983-05-10 | Ncr Corporation | Silicon nitride S/D ion implant mask in CMOS device fabrication |
US4385947A (en) * | 1981-07-29 | 1983-05-31 | Harris Corporation | Method for fabricating CMOS in P substrate with single guard ring using local oxidation |
US4399605A (en) * | 1982-02-26 | 1983-08-23 | International Business Machines Corporation | Method of making dense complementary transistors |
US4412375A (en) * | 1982-06-10 | 1983-11-01 | Intel Corporation | Method for fabricating CMOS devices with guardband |
-
1982
- 1982-12-09 US US06/448,125 patent/US4470191A/en not_active Expired - Lifetime
-
1983
- 1983-07-20 JP JP58131118A patent/JPS59111359A/en active Pending
- 1983-10-11 EP EP83110131A patent/EP0111098B1/en not_active Expired
- 1983-10-11 AT AT83110131T patent/ATE26897T1/en active
- 1983-10-11 DE DE8383110131T patent/DE3371264D1/en not_active Expired
- 1983-11-08 CA CA000440689A patent/CA1191973A/en not_active Expired
- 1983-12-02 BR BR8306653A patent/BR8306653A/en unknown
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2140383A1 (en) * | 1971-06-08 | 1973-01-19 | Philips Nv | |
US4027380A (en) * | 1974-06-03 | 1977-06-07 | Fairchild Camera And Instrument Corporation | Complementary insulated gate field effect transistor structure and process for fabricating the structure |
US4045250A (en) * | 1975-08-04 | 1977-08-30 | Rca Corporation | Method of making a semiconductor device |
DE2700873A1 (en) * | 1976-01-12 | 1977-07-21 | Hitachi Ltd | METHOD FOR MANUFACTURING COMPLEMENTARY INSULATING LAYER FIELD EFFECT TRANSISTORS |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0178418A2 (en) * | 1984-09-14 | 1986-04-23 | International Business Machines Corporation | Process for making a semiconductor structure |
EP0178418A3 (en) * | 1984-09-14 | 1988-01-20 | International Business Machines Corporation | Process for making a semiconductor structure |
Also Published As
Publication number | Publication date |
---|---|
ATE26897T1 (en) | 1987-05-15 |
DE3371264D1 (en) | 1987-06-04 |
US4470191A (en) | 1984-09-11 |
BR8306653A (en) | 1984-07-31 |
JPS59111359A (en) | 1984-06-27 |
CA1191973A (en) | 1985-08-13 |
EP0111098B1 (en) | 1987-04-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4480375A (en) | Simple process for making complementary transistors | |
US4422885A (en) | Polysilicon-doped-first CMOS process | |
US4199773A (en) | Insulated gate field effect silicon-on-sapphire transistor and method of making same | |
EP0031020B1 (en) | Dmos field effect transistor device and fabrication process | |
US4978629A (en) | Method of making a metal-oxide-semiconductor device having shallow source and drain diffused regions | |
US4927777A (en) | Method of making a MOS transistor | |
EP0087573B1 (en) | Method of making complementary field effect transistors | |
EP0081998A2 (en) | Method of fabricating a MOS device on a substrate | |
US5686324A (en) | Process for forming LDD CMOS using large-tilt-angle ion implantation | |
US5422301A (en) | Method of manufacturing semiconductor device with MOSFET | |
US4470191A (en) | Process for making complementary transistors by sequential implantations using oxidation barrier masking layer | |
US4507846A (en) | Method for making complementary MOS semiconductor devices | |
US5225357A (en) | Low P+ contact resistance formation by double implant | |
EP0110103B1 (en) | Method of making complementary transistor metal oxide semiconductor structures | |
EP0127335B1 (en) | Method of forming contiguous self-aligned implanted semiconductor regions and method of forming an integrated cmos structure | |
US4826783A (en) | Method for fabricating a BiCMOS device | |
US5115296A (en) | Preferential oxidization self-aligned contact technology | |
US4722912A (en) | Method of forming a semiconductor structure | |
EP0225426B1 (en) | A method of fabricating a mos transistor on a substrate | |
US6316804B1 (en) | Oxygen implant self-aligned, floating gate and isolation structure | |
KR100549974B1 (en) | Process for fabricating Bipolar and BICMOS devices | |
US20040169224A1 (en) | Semiconductor device and manufacturing method therefor | |
JPS6032989B2 (en) | Manufacturing method of MOS type semiconductor device | |
JPH0684939A (en) | Manufacture of mis field-effect semiconductor device | |
KR940007662B1 (en) | Manufacturing method of shallow junction mosfet |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Designated state(s): AT DE FR GB IT NL |
|
17P | Request for examination filed |
Effective date: 19841029 |
|
17Q | First examination report despatched |
Effective date: 19860121 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT DE FR GB IT NL |
|
REF | Corresponds to: |
Ref document number: 26897 Country of ref document: AT Date of ref document: 19870515 Kind code of ref document: T |
|
REF | Corresponds to: |
Ref document number: 3371264 Country of ref document: DE Date of ref document: 19870604 |
|
ET | Fr: translation filed | ||
ITF | It: translation for a ep patent filed |
Owner name: IBM - DR. ARRABITO MICHELANGELO |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
ITTA | It: last paid annual fee | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: NL Payment date: 19911031 Year of fee payment: 9 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 19920928 Year of fee payment: 10 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Effective date: 19930501 |
|
NLV4 | Nl: lapsed or anulled due to non-payment of the annual fee | ||
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Effective date: 19940630 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: AT Payment date: 19950825 Year of fee payment: 13 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 19951030 Year of fee payment: 13 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 19960925 Year of fee payment: 14 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AT Effective date: 19961011 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Effective date: 19970701 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 19971011 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 19971011 |