EP0052699A3 - Display system including a refresh memory with variable line start addressing - Google Patents

Display system including a refresh memory with variable line start addressing Download PDF

Info

Publication number
EP0052699A3
EP0052699A3 EP81106433A EP81106433A EP0052699A3 EP 0052699 A3 EP0052699 A3 EP 0052699A3 EP 81106433 A EP81106433 A EP 81106433A EP 81106433 A EP81106433 A EP 81106433A EP 0052699 A3 EP0052699 A3 EP 0052699A3
Authority
EP
European Patent Office
Prior art keywords
system including
display system
line start
refresh memory
variable line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP81106433A
Other versions
EP0052699A2 (en
EP0052699B1 (en
Inventor
Jerold Dennis Dwire
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of EP0052699A2 publication Critical patent/EP0052699A2/en
Publication of EP0052699A3 publication Critical patent/EP0052699A3/en
Application granted granted Critical
Publication of EP0052699B1 publication Critical patent/EP0052699B1/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/22—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of characters or indicia using display control signals derived from coded signals representing the characters or indicia, e.g. with a character-code memory
    • G09G5/222—Control of the character-code memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Document Processing Apparatus (AREA)
  • Digital Computer Display Output (AREA)
  • Image Generation (AREA)
EP81106433A 1980-11-20 1981-08-19 Display system including a refresh memory with variable line start addressing Expired EP0052699B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/208,894 US4368466A (en) 1980-11-20 1980-11-20 Display refresh memory with variable line start addressing
US208894 1980-11-20

Publications (3)

Publication Number Publication Date
EP0052699A2 EP0052699A2 (en) 1982-06-02
EP0052699A3 true EP0052699A3 (en) 1983-03-23
EP0052699B1 EP0052699B1 (en) 1986-08-27

Family

ID=22776475

Family Applications (1)

Application Number Title Priority Date Filing Date
EP81106433A Expired EP0052699B1 (en) 1980-11-20 1981-08-19 Display system including a refresh memory with variable line start addressing

Country Status (5)

Country Link
US (1) US4368466A (en)
EP (1) EP0052699B1 (en)
JP (1) JPS5796388A (en)
CA (1) CA1169594A (en)
DE (1) DE3175214D1 (en)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0095931B1 (en) * 1982-05-31 1991-04-17 Fuji Xerox Co., Ltd. Picture data storage system
US4594656A (en) * 1982-06-14 1986-06-10 Moffett Richard C Memory refresh apparatus
JPS59218493A (en) * 1983-05-25 1984-12-08 シャープ株式会社 Graphic display information memory system
WO1984004832A1 (en) * 1983-05-25 1984-12-06 Ramtek Corp Vector attribute generating method and apparatus
US4857910A (en) * 1983-12-19 1989-08-15 Pitney Bowes Inc. Bit-map CRT display control
US4860248A (en) * 1985-04-30 1989-08-22 Ibm Corporation Pixel slice processor with frame buffers grouped according to pixel bit width
JPS62194284A (en) * 1986-02-21 1987-08-26 株式会社日立製作所 Display address controller
JPS6352179A (en) * 1986-08-22 1988-03-05 フアナツク株式会社 Arrangement of ram for display
JPH01195497A (en) * 1988-01-29 1989-08-07 Nec Corp Display control device
US5283885A (en) * 1988-09-09 1994-02-01 Werner Hollerbauer Storage module including a refresh device for storing start and stop refresh addresses
US5896118A (en) * 1988-10-31 1999-04-20 Canon Kabushiki Kaisha Display system
US5124688A (en) * 1990-05-07 1992-06-23 Mass Microsystems Method and apparatus for converting digital YUV video signals to RGB video signals
US5680161A (en) * 1991-04-03 1997-10-21 Radius Inc. Method and apparatus for high speed graphics data compression
US5170251A (en) * 1991-05-16 1992-12-08 Sony Corporation Of America Method and apparatus for storing high definition video data for interlace or progressive access
US6392650B1 (en) * 1999-05-14 2002-05-21 National Semiconductor Corporation Character line address counter clock signal generator for on screen displays

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0031011A2 (en) * 1979-12-20 1981-07-01 International Business Machines Corporation Cathode ray tube display apparatus

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3683359A (en) * 1971-04-30 1972-08-08 Delta Data Syst Video display terminal with automatic paging
US3827041A (en) * 1973-08-14 1974-07-30 Teletype Corp Display apparatus with visual segment indicia
JPS5250641A (en) * 1975-10-22 1977-04-22 Fujitsu Ltd Character pattern generating device
JPS52116025A (en) * 1976-03-25 1977-09-29 Hitachi Ltd Sectional display control system in display picture
US4074254A (en) * 1976-07-22 1978-02-14 International Business Machines Corporation Xy addressable and updateable compressed video refresh buffer for digital tv display
US4117469A (en) * 1976-12-20 1978-09-26 Levine Michael R Computer assisted display processor having memory sharing by the computer and the processor
JPS5395528A (en) * 1977-02-02 1978-08-21 Hitachi Ltd Character display unit
US4203107A (en) * 1978-11-08 1980-05-13 Zentec Corporation Microcomputer terminal system having a list mode operation for the video refresh circuit
US4249172A (en) * 1979-09-04 1981-02-03 Honeywell Information Systems Inc. Row address linking control system for video display terminal

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0031011A2 (en) * 1979-12-20 1981-07-01 International Business Machines Corporation Cathode ray tube display apparatus

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
IBM TECHNICAL DISCLOSURE BULLETIN, vol. 21, no. 11, April 1979, pages 4330-4331, New York (USA); *
IBM TECHNICAL DISCLOSURE BULLETIN, vol. 23, no. 6, November 1980, pages 2507-2508, New York (USA); *

Also Published As

Publication number Publication date
CA1169594A (en) 1984-06-19
JPS5796388A (en) 1982-06-15
EP0052699A2 (en) 1982-06-02
DE3175214D1 (en) 1986-10-02
US4368466A (en) 1983-01-11
EP0052699B1 (en) 1986-08-27

Similar Documents

Publication Publication Date Title
GB2113507B (en) Waveform storage an display system
JPS57141088A (en) Memory addressing system
GB2107157B (en) Apparatus for displaying data stored in a memory
EP0038411A3 (en) Memory and display system for graphics
DE3277709D1 (en) Memory addressing system
DE3175214D1 (en) Display system including a refresh memory with variable line start addressing
US4581721B1 (en) Memory apparatus with random and sequential addressing
PH17994A (en) Scrolling display refresh memory address generation apparatus
DE3279112D1 (en) Device for addressing a memory
JPS55161281A (en) Display control unit
JPS55127686A (en) Time memory unit
GB2155286B (en) Character memory addressing for data display
GB2130856B (en) Character memory addressing for data display
EP0194404A3 (en) Dual purpose screen/memory refresh counter
DE3374223D1 (en) Memory device with controlled write-in, primarily intended to cooperate with a radar display unit
JPS5719790A (en) Drawing display unit
DE3064733D1 (en) Memory refresh control apparatus
GB2019059B (en) Micro-computer store addressing
JPS57112788A (en) Refresh memory controller
JPS578588A (en) Memory refresh system for crt display unit
JPS55163586A (en) Display control unit
JPS578592A (en) Segment display unit
JPS55121479A (en) Memory control unit
JPS57104183A (en) Memory use status display system
JPS56101190A (en) Memory control device in display unit

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19810819

AK Designated contracting states

Designated state(s): DE FR GB IT

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Designated state(s): DE FR GB IT

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB IT

REF Corresponds to:

Ref document number: 3175214

Country of ref document: DE

Date of ref document: 19861002

ITF It: translation for a ep patent filed

Owner name: IBM - DR. ALFREDO BRAVI

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
ITTA It: last paid annual fee
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19950726

Year of fee payment: 15

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19950807

Year of fee payment: 15

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19950821

Year of fee payment: 15

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Effective date: 19960819

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 19960819

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Effective date: 19970430

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Effective date: 19970501

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST