DK0543860T3 - Digital processor til simulering af driften af et parallelt behandlingsarray - Google Patents

Digital processor til simulering af driften af et parallelt behandlingsarray

Info

Publication number
DK0543860T3
DK0543860T3 DK91914359.4T DK91914359T DK0543860T3 DK 0543860 T3 DK0543860 T3 DK 0543860T3 DK 91914359 T DK91914359 T DK 91914359T DK 0543860 T3 DK0543860 T3 DK 0543860T3
Authority
DK
Denmark
Prior art keywords
array
list
data
simulated
input
Prior art date
Application number
DK91914359.4T
Other languages
Danish (da)
English (en)
Inventor
Martin Johnson
Robin Jones
David Sidney Broomhead
Original Assignee
Secr Defence Brit
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Secr Defence Brit filed Critical Secr Defence Brit
Application granted granted Critical
Publication of DK0543860T3 publication Critical patent/DK0543860T3/da

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8046—Systolic arrays
DK91914359.4T 1990-08-16 1991-08-15 Digital processor til simulering af driften af et parallelt behandlingsarray DK0543860T3 (da)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB909018048A GB9018048D0 (en) 1990-08-16 1990-08-16 Digital processor for simulating operation of a parallel processing array

Publications (1)

Publication Number Publication Date
DK0543860T3 true DK0543860T3 (da) 1996-08-19

Family

ID=10680796

Family Applications (1)

Application Number Title Priority Date Filing Date
DK91914359.4T DK0543860T3 (da) 1990-08-16 1991-08-15 Digital processor til simulering af driften af et parallelt behandlingsarray

Country Status (8)

Country Link
US (1) US5845123A (ja)
EP (1) EP0543860B1 (ja)
JP (1) JP2931097B2 (ja)
AT (1) ATE135123T1 (ja)
DE (1) DE69117763T2 (ja)
DK (1) DK0543860T3 (ja)
GB (2) GB9018048D0 (ja)
WO (1) WO1992003802A1 (ja)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6408402B1 (en) * 1994-03-22 2002-06-18 Hyperchip Inc. Efficient direct replacement cell fault tolerant architecture
DE10001261C2 (de) 2000-01-14 2002-11-21 Daimler Chrysler Ag Verfahren und Vorrichtung zur Fahrweisenbewertung
US6853968B2 (en) 2000-01-20 2005-02-08 Arm Limited Simulation of data processing apparatus
GB2358496A (en) * 2000-01-20 2001-07-25 Advanced Risc Mach Ltd Simulation of data processing apparatus including pipelined circuit elements
US7045878B2 (en) * 2001-05-18 2006-05-16 Reveo, Inc. Selectively bonded thin film layer and substrate layer for processing of useful devices
US6956268B2 (en) * 2001-05-18 2005-10-18 Reveo, Inc. MEMS and method of manufacturing MEMS
EP1278128A3 (en) * 2001-07-19 2004-09-08 NTT DoCoMo, Inc. Systolic array device
US7033910B2 (en) * 2001-09-12 2006-04-25 Reveo, Inc. Method of fabricating multi layer MEMS and microfluidic devices
US6875671B2 (en) * 2001-09-12 2005-04-05 Reveo, Inc. Method of fabricating vertical integrated circuits
US7163826B2 (en) * 2001-09-12 2007-01-16 Reveo, Inc Method of fabricating multi layer devices on buried oxide layer substrates
US7933353B2 (en) * 2005-09-30 2011-04-26 Intel Corporation Communication system and technique using QR decomposition with a triangular systolic array
JP4657998B2 (ja) * 2006-07-21 2011-03-23 ルネサスエレクトロニクス株式会社 シストリックアレイ
US8046200B2 (en) 2006-09-05 2011-10-25 Colorado State University Research Foundation Nonlinear function approximation over high-dimensional domains
US20080112493A1 (en) * 2006-11-13 2008-05-15 Emmanouil Frantzeskakis Method and System for Recursively Detecting MIMO Signals
US20090132792A1 (en) * 2007-11-15 2009-05-21 Dennis Arthur Ruffer Method of generating internode timing diagrams for a multiprocessor array

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4247892A (en) * 1978-10-12 1981-01-27 Lawrence Patrick N Arrays of machines such as computers
US4720780A (en) * 1985-09-17 1988-01-19 The Johns Hopkins University Memory-linked wavefront array processor
US4773038A (en) * 1986-02-24 1988-09-20 Thinking Machines Corporation Method of simulating additional processors in a SIMD parallel processor array
US4827403A (en) * 1986-11-24 1989-05-02 Thinking Machines Corporation Virtual processor techniques in a SIMD multiprocessor array
US4943909A (en) * 1987-07-08 1990-07-24 At&T Bell Laboratories Computational origami
GB2219106B (en) * 1988-05-26 1992-04-15 Secr Defence Processor for constrained least squares computations
US5179714A (en) * 1988-10-07 1993-01-12 Martin Marietta Corporation Parallel bit serial data processor
US5249301A (en) * 1988-10-25 1993-09-28 Bull S.A Processing communication system having a plurality of memories and processors coupled through at least one feedback shift register provided from ring configured input stations
US5136717A (en) * 1988-11-23 1992-08-04 Flavors Technology Inc. Realtime systolic, multiple-instruction, single-data parallel computer system
GB8903091D0 (en) * 1989-02-10 1989-03-30 Secr Defence Heuristic processor
US5193202A (en) * 1990-05-29 1993-03-09 Wavetracer, Inc. Processor array with relocated operand physical address generator capable of data transfer to distant physical processor for each virtual processor while simulating dimensionally larger array processor
US5249274A (en) * 1990-10-24 1993-09-28 Vanderbilt University Simultaneous data-driven and demand-driven computational model for dynamically configured systems

Also Published As

Publication number Publication date
JP2931097B2 (ja) 1999-08-09
DE69117763D1 (de) 1996-04-11
DE69117763T2 (de) 1996-10-17
GB9018048D0 (en) 1990-10-03
EP0543860B1 (en) 1996-03-06
GB9302100D0 (en) 1993-04-21
EP0543860A1 (en) 1993-06-02
WO1992003802A1 (en) 1992-03-05
GB2262636A (en) 1993-06-23
GB2262636B (en) 1994-04-27
ATE135123T1 (de) 1996-03-15
US5845123A (en) 1998-12-01
JPH06506073A (ja) 1994-07-07

Similar Documents

Publication Publication Date Title
DK0543860T3 (da) Digital processor til simulering af driften af et parallelt behandlingsarray
Hendrickson et al. An efficient parallel algorithm for matrix-vector multiplication
CN110352435A (zh) 利用链接指令的神经网络处理
Briggs et al. Multigrid methods on a hypercube
Bozkus et al. Modeling the CM-5 multicomputer
EP0484507A1 (en) Spin: a sequential pipelined neurocomputer
Tommiska et al. Hardware implementation of GA
Wang et al. Scheduling of data access for the Radix-2k fft processor using single-port memory
DE68903280T2 (de) Vektorschlange in computern mit vektorregister.
Kent et al. Hierarchical cellular logic and the PIPE processor: Structural and functional correspondence
Broomhead et al. A practical comparison of the systolic and wavefront array processing architectures
Aloisio et al. A concurrent implementation of the prime factor algorithm on hypercube
CN106169094A (zh) 一种基于分布式神经元的rnnlm系统及其设计方法
JP2022500782A (ja) データ処理システム、方法、およびプログラム
Souravlas et al. Petri net modeling and simulation of pipelined redistributions for a deadlock-free system
Brown Neural network implementation approaches for the connection machine
Karp Parallel combinatorial computing
Beckman Parallel LU decomposition for sparse matrices using quadtrees on a shared-heap multiprocessor
Akl Nonlinearity, maximization, and parallel real-time computation
Day et al. Farming: towards a rigorous definition and efficient transputer implementation
Yi FPGA implementation of neural network accelerator
Missirlis et al. Parallel matrix factorizations on a shared memory MIMD computer
Staley Design and analysis of the CCMP: A highly expandable shared memory parallel computer.
Wu An approach to scalability of parallel matrix multiplication algorithms
Herndon et al. PISCES MP-Adaptation of a Dusty Deck for Multiprocessing