DE69935452D1 - Elektronische systemarchitektur - Google Patents

Elektronische systemarchitektur

Info

Publication number
DE69935452D1
DE69935452D1 DE69935452T DE69935452T DE69935452D1 DE 69935452 D1 DE69935452 D1 DE 69935452D1 DE 69935452 T DE69935452 T DE 69935452T DE 69935452 T DE69935452 T DE 69935452T DE 69935452 D1 DE69935452 D1 DE 69935452D1
Authority
DE
Germany
Prior art keywords
client device
client devices
communications links
client
electronic system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69935452T
Other languages
English (en)
Other versions
DE69935452T2 (de
Inventor
Martyn Gilbert
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Amino Holdings Ltd
Original Assignee
Amino Holdings Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Amino Holdings Ltd filed Critical Amino Holdings Ltd
Application granted granted Critical
Publication of DE69935452D1 publication Critical patent/DE69935452D1/de
Publication of DE69935452T2 publication Critical patent/DE69935452T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5691—Access to open networks; Ingress point selection, e.g. ISP selection
    • H04L12/5692—Selection among different networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Small-Scale Networks (AREA)
  • Selective Calling Equipment (AREA)
  • Manipulator (AREA)
  • Radiation-Therapy Devices (AREA)
  • Computer And Data Communications (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Superconductors And Manufacturing Methods Therefor (AREA)
  • Analysing Materials By The Use Of Radiation (AREA)
DE69935452T 1998-07-02 1999-07-02 Elektronische systemarchitektur Expired - Lifetime DE69935452T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US9166598P 1998-07-02 1998-07-02
US91665P 1998-07-02
PCT/GB1999/002125 WO2000002345A2 (en) 1998-07-02 1999-07-02 Electronic system architecture

Publications (2)

Publication Number Publication Date
DE69935452D1 true DE69935452D1 (de) 2007-04-19
DE69935452T2 DE69935452T2 (de) 2007-11-15

Family

ID=22229014

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69935452T Expired - Lifetime DE69935452T2 (de) 1998-07-02 1999-07-02 Elektronische systemarchitektur

Country Status (11)

Country Link
EP (1) EP1142259B1 (de)
JP (1) JP2002520906A (de)
CN (1) CN1312997A (de)
AT (1) ATE356503T1 (de)
AU (1) AU4634599A (de)
CA (1) CA2336328A1 (de)
DE (1) DE69935452T2 (de)
ES (1) ES2284259T3 (de)
HK (1) HK1039006A1 (de)
NO (1) NO20006622L (de)
WO (1) WO2000002345A2 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB0031157D0 (en) 2000-12-20 2001-01-31 Ncr Int Inc Streaming of data
CH713392A1 (de) 2017-01-30 2018-07-31 Clean Air Entpr Ag Steuerelektronik für mehrere Elektrofilter.

Also Published As

Publication number Publication date
ATE356503T1 (de) 2007-03-15
NO20006622L (no) 2001-03-01
HK1039006A1 (zh) 2002-04-04
DE69935452T2 (de) 2007-11-15
WO2000002345A2 (en) 2000-01-13
ES2284259T3 (es) 2007-11-01
AU4634599A (en) 2000-01-24
NO20006622D0 (no) 2000-12-22
CA2336328A1 (en) 2000-01-13
CN1312997A (zh) 2001-09-12
EP1142259A2 (de) 2001-10-10
JP2002520906A (ja) 2002-07-09
WO2000002345A3 (en) 2001-07-12
EP1142259B1 (de) 2007-03-07

Similar Documents

Publication Publication Date Title
TW428407B (en) Interconnection of local communication bus systems
ATE229716T1 (de) Erweiterbares kommunikationssystem
WO1996007257A3 (en) Scalable distributed computing environment
WO2004051479A3 (en) Heartbeat mechanism for cluster systems
EP1300983A3 (de) Verwaltung von verteilten Netzwerk - Infrastrukturdiensten
Jafari et al. Simulation of a class of ring-structured networks
WO2001024029A3 (en) Network topology for a scalable multiprocessor system
DE69935452D1 (de) Elektronische systemarchitektur
Ohno et al. Distributed MQTT broker architecture using ring topology and its prototype
WO2005006133A3 (en) Interprocessor communication protocol
CA2270043A1 (en) Network resource server
Li et al. A community-driven hierarchical message transmission scheme in opportunistic networks
Bhardwaj et al. Message broadcasting via a new fault tolerant irregular advance omega network in faulty and nonfaulty network environments
WO2001031848A3 (en) Managed network node including multiple managed resources
Liu et al. Network Architecture Design of Big Data Real-Time Processing System
Masuyama et al. Tolerance of double-loop computer networks to multinode failures
CN107370652A (zh) 一种计算机节点动态互联平台及平台组网方法
AU768733B2 (en) Autonomous coordinated distributed processing management information system
Hamacher et al. Packet transfer delays in local area computer networks
Sarwar et al. Simulative performance analysis of distributed switching fabrics for SCI-based systems
Foss Comments on: Polling: past, present and perspective
Fowler Multiprocessing in real-time systems: Part 5
MASUYAMA Fault-tolerant ability to double-node failures in double-loop computer networks
Chen et al. Performance analysis of random routing algorithm for nD connected networks
KR970049782A (ko) 고속 병렬 컴퓨터시스템을 위한 캐드(cad) 네트워크

Legal Events

Date Code Title Description
8364 No opposition during term of opposition