DE69720322D1 - Maschenverbundene Matrize in einem fehlertoleranten Computersystem - Google Patents

Maschenverbundene Matrize in einem fehlertoleranten Computersystem

Info

Publication number
DE69720322D1
DE69720322D1 DE69720322T DE69720322T DE69720322D1 DE 69720322 D1 DE69720322 D1 DE 69720322D1 DE 69720322 T DE69720322 T DE 69720322T DE 69720322 T DE69720322 T DE 69720322T DE 69720322 D1 DE69720322 D1 DE 69720322D1
Authority
DE
Germany
Prior art keywords
computer system
fault tolerant
tolerant computer
mesh connected
connected matrix
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69720322T
Other languages
English (en)
Other versions
DE69720322T2 (de
Inventor
Arnold W Nordsieck
William M Yost
Christopher A Young
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Boeing Co
Original Assignee
Boeing Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Boeing Co filed Critical Boeing Co
Publication of DE69720322D1 publication Critical patent/DE69720322D1/de
Application granted granted Critical
Publication of DE69720322T2 publication Critical patent/DE69720322T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/18—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
    • G06F11/181—Eliminating the failing redundant component
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1608—Error detection by comparing the output signals of redundant hardware
    • G06F11/1625—Error detection by comparing the output signals of redundant hardware in communications, e.g. transmission, interfaces
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1666—Error detection or correction of the data by redundancy in hardware where the redundant component is memory or memory area
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/18—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/18—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
    • G06F11/182—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits based on mutual exchange of the output between redundant processing components
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/18—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
    • G06F11/187—Voting techniques

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
DE69720322T 1996-06-06 1997-06-06 Maschenverbundene Matrize in einem fehlertoleranten Computersystem Expired - Lifetime DE69720322T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/660,601 US5742753A (en) 1996-06-06 1996-06-06 Mesh interconnected array in a fault-tolerant computer system

Publications (2)

Publication Number Publication Date
DE69720322D1 true DE69720322D1 (de) 2003-05-08
DE69720322T2 DE69720322T2 (de) 2003-10-16

Family

ID=24650189

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69720322T Expired - Lifetime DE69720322T2 (de) 1996-06-06 1997-06-06 Maschenverbundene Matrize in einem fehlertoleranten Computersystem

Country Status (4)

Country Link
US (1) US5742753A (de)
EP (1) EP0811916B1 (de)
CA (1) CA2206840C (de)
DE (1) DE69720322T2 (de)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6141769A (en) 1996-05-16 2000-10-31 Resilience Corporation Triple modular redundant computer system and associated method
JP2877095B2 (ja) * 1996-08-28 1999-03-31 日本電気株式会社 マルチプロセッサシステム
US6000040A (en) * 1996-10-29 1999-12-07 Compaq Computer Corporation Method and apparatus for diagnosing fault states in a computer system
US5941997A (en) * 1996-11-26 1999-08-24 Play Incorporated Current-based contention detection and handling system
US5903717A (en) * 1997-04-02 1999-05-11 General Dynamics Information Systems, Inc. Fault tolerant computer system
US6334193B1 (en) * 1997-05-29 2001-12-25 Oracle Corporation Method and apparatus for implementing user-definable error handling processes
US6138253A (en) * 1997-05-29 2000-10-24 Oracle Corporation Method and apparatus for reporting errors in a computer system
US6035425A (en) * 1997-09-29 2000-03-07 Lsi Logic Corporation Testing a peripheral bus for data transfer integrity by detecting corruption of transferred data
JPH11259383A (ja) * 1998-03-12 1999-09-24 Hitachi Ltd Ｒａｓ情報取得回路及びそれを備えた情報処理システム
US6286110B1 (en) * 1998-07-30 2001-09-04 Compaq Computer Corporation Fault-tolerant transaction processing in a distributed system using explicit resource information for fault determination
US7061821B2 (en) * 1998-10-20 2006-06-13 International Business Machines Corporation Address wrap function for addressable memory devices
US6411981B1 (en) 1999-03-12 2002-06-25 Compaq Computer Corporation Method and apparatus for conducting a transaction between homogeneous and/or heterogeneous transaction processing systems using asynchronous pull of a transaction transfer
US7020076B1 (en) * 1999-10-26 2006-03-28 California Institute Of Technology Fault-tolerant communication channel structures
US6643752B1 (en) * 1999-12-09 2003-11-04 Rambus Inc. Transceiver with latency alignment circuitry
US6996745B1 (en) * 2001-09-27 2006-02-07 Sun Microsystems, Inc. Process for shutting down a CPU in a SMP configuration
US6848062B1 (en) 2001-12-21 2005-01-25 Ciena Corporation Mesh protection service in a communications network
US20050002223A1 (en) * 2002-02-06 2005-01-06 Coteus Paul William Output driver impedance control for addressable memory devices
US7185233B2 (en) * 2002-05-14 2007-02-27 Sun Microsystems, Inc. Method and apparatus for inserting synchronized errors
US20040153748A1 (en) * 2002-12-19 2004-08-05 Alfio Fabrizi Method for configuring a data processing system for fault tolerance
US7467326B2 (en) * 2003-02-28 2008-12-16 Maxwell Technologies, Inc. Self-correcting computer
US7562271B2 (en) 2005-09-26 2009-07-14 Rambus Inc. Memory system topologies including a buffer device and an integrated circuit memory device
US7464225B2 (en) 2005-09-26 2008-12-09 Rambus Inc. Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology
US11328764B2 (en) 2005-09-26 2022-05-10 Rambus Inc. Memory system topologies including a memory die stack
JP4774347B2 (ja) * 2006-08-18 2011-09-14 富士通株式会社 ノード装置、制御装置、制御方法及び制御プログラム
US8656392B2 (en) * 2009-06-10 2014-02-18 The Boeing Company Consensus based distributed task execution
TWI410087B (zh) 2010-12-20 2013-09-21 Ind Tech Res Inst 多核心晶片網路
US8914165B2 (en) * 2011-03-29 2014-12-16 Hamilton Sundstrand Corporation Integrated flight control and cockpit display system
US9256426B2 (en) 2012-09-14 2016-02-09 General Electric Company Controlling total number of instructions executed to a desired number after iterations of monitoring for successively less number of instructions until a predetermined time period elapse
US9342358B2 (en) 2012-09-14 2016-05-17 General Electric Company System and method for synchronizing processor instruction execution
US20140281678A1 (en) * 2013-03-14 2014-09-18 Kabushiki Kaisha Toshiba Memory controller and memory system
US9710342B1 (en) 2013-12-23 2017-07-18 Google Inc. Fault-tolerant mastership arbitration in a multi-master system
CN107168226A (zh) * 2017-05-31 2017-09-15 宁波弘泰水利信息科技有限公司 一种闸泵自动化控制方法
US11099748B1 (en) * 2018-08-08 2021-08-24 United States Of America As Represented By The Administrator Of Nasa Fault tolerant memory card
GB2577120B (en) 2018-09-14 2022-06-01 Siemens Ind Software Inc Error detection within an integrated circuit chip
TWI719741B (zh) 2019-12-04 2021-02-21 財團法人工業技術研究院 改變冗餘處理節點的處理器及其方法
CN113296531A (zh) * 2021-05-19 2021-08-24 广东汇天航空航天科技有限公司 飞行控制系统、飞行控制方法和飞行器
CN115577225B (zh) * 2022-12-07 2023-05-12 通号万全信号设备有限公司 二取二表决处理方法、设备及存储介质

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4323966A (en) * 1980-02-05 1982-04-06 The Bendix Corporation Operations controller for a fault-tolerant multiple computer system
US4493081A (en) * 1981-06-26 1985-01-08 Computer Automation, Inc. Dynamic memory with error correction on refresh
US4438494A (en) * 1981-08-25 1984-03-20 Intel Corporation Apparatus of fault-handling in a multiprocessing system
US4503534A (en) * 1982-06-30 1985-03-05 Intel Corporation Apparatus for redundant operation of modules in a multiprocessing system
US4503535A (en) * 1982-06-30 1985-03-05 Intel Corporation Apparatus for recovery from failures in a multiprocessing system
US4570261A (en) * 1983-12-09 1986-02-11 Motorola, Inc. Distributed fault isolation and recovery system and method
US4589066A (en) * 1984-05-31 1986-05-13 General Electric Company Fault tolerant, frame synchronization for multiple processor systems
US4697344A (en) * 1986-05-23 1987-10-06 The Cloverline Incorporated Pill cutter
US4805107A (en) * 1987-04-15 1989-02-14 Allied-Signal Inc. Task scheduler for a fault tolerant multiple node processing system
US5212785A (en) * 1990-04-06 1993-05-18 Micro Technology, Inc. Apparatus and method for controlling data flow between a computer and memory devices
US5048816A (en) * 1990-07-09 1991-09-17 Murata Wiedemann, Inc. Workpiece registration system and method for determining the position of a sheet
JPH06275098A (ja) * 1993-03-24 1994-09-30 Mitsubishi Electric Corp 半導体記憶装置
GB9313255D0 (en) * 1993-06-26 1993-08-11 Int Computers Ltd Fault-tolerant computer systmes

Also Published As

Publication number Publication date
EP0811916A2 (de) 1997-12-10
US5742753A (en) 1998-04-21
CA2206840C (en) 2003-11-25
CA2206840A1 (en) 1997-12-06
EP0811916B1 (de) 2003-04-02
EP0811916A3 (de) 1999-04-28
DE69720322T2 (de) 2003-10-16

Similar Documents

Publication Publication Date Title
DE69720322D1 (de) Maschenverbundene Matrize in einem fehlertoleranten Computersystem
EP0972244A4 (de) Fehlertolerantes rechnersystem
DE69715967T2 (de) Quorummechanismus in einem verteilten Zweiknotenrechnersystem
DE69706440T2 (de) Schutzmittel in einem verteilten rechnersystem
DE69830709D1 (de) Integritätsschutz in einem telekommunikationssystem
AU2477795A (en) Power system configuration and recovery from a power fault condition in a computer system having multiple power supplies
EP1000404A4 (de) Fehler-betriebssuchendes/fehlertolerantes rechensystem
DE69718247D1 (de) Speicherverwaltung in fehlertoleranten Computersystemen
GB9515686D0 (en) Virus protection in computer systems
IL130262A0 (en) Protection mechanisms in computer systems
DE69625405T2 (de) Aktive Leistungssteuerung in einem Computersystem
AU1121197A (en) Transparent fault tolerant computer system
DE69525912T2 (de) Benachrichtigungsverfahren in einem kommunikationssystem
EP0757437A3 (de) Steuerung der Stromversorgung in einem Computer
DE69803575D1 (de) Visualisierung in einem modularen softwaresystem
AU1105399A (en) Data integrity and availability in a distributed computer system
GB9402380D0 (en) Performance and status monitoring in a computer network
DE69705507D1 (de) Ereignisversammlung in einem verteilten objektsystem
DE69841787D1 (de) Prozessverwaltunssystem in einem computernetzwerk
DE69515081D1 (de) Redundantes Speicherplattensystem
FI973955A (fi) Dataliityntä puhelinjärjestelmässä
AU1748895A (en) Improvements in project management computer programs
DE69635664D1 (de) Redundanzstruktur in einer digitalen vermittlungsstelle
DE69939135D1 (de) Zyklisch redundante Prüfung in einem Computersystem
DE69712998T2 (de) Auftragsverteilung in einem Mehrfachknoten-Rechnersystem

Legal Events

Date Code Title Description
8364 No opposition during term of opposition