DE69620702T2 - Prozessor mit vom Kompilierer zugewiesener Zwischenspeicherung variabler Länge - Google Patents

Prozessor mit vom Kompilierer zugewiesener Zwischenspeicherung variabler Länge

Info

Publication number
DE69620702T2
DE69620702T2 DE69620702T DE69620702T DE69620702T2 DE 69620702 T2 DE69620702 T2 DE 69620702T2 DE 69620702 T DE69620702 T DE 69620702T DE 69620702 T DE69620702 T DE 69620702T DE 69620702 T2 DE69620702 T2 DE 69620702T2
Authority
DE
Germany
Prior art keywords
compiler
assigned
processor
variable length
caching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69620702T
Other languages
English (en)
Other versions
DE69620702D1 (de
Inventor
David Robert Engebretsen
Steven Lee Gregor
Mayan Moudgill
John Christopher Willis
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE69620702D1 publication Critical patent/DE69620702D1/de
Application granted granted Critical
Publication of DE69620702T2 publication Critical patent/DE69620702T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G06F9/3013—Organisation of register space, e.g. banked or distributed register file according to data content, e.g. floating-point registers, address registers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/35—Indirect addressing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/383—Operand prefetching

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Memory System (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
  • Devices For Executing Special Programs (AREA)
DE69620702T 1995-10-02 1996-09-09 Prozessor mit vom Kompilierer zugewiesener Zwischenspeicherung variabler Länge Expired - Fee Related DE69620702T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/537,556 US5860138A (en) 1995-10-02 1995-10-02 Processor with compiler-allocated, variable length intermediate storage

Publications (2)

Publication Number Publication Date
DE69620702D1 DE69620702D1 (de) 2002-05-23
DE69620702T2 true DE69620702T2 (de) 2003-04-03

Family

ID=24143116

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69620702T Expired - Fee Related DE69620702T2 (de) 1995-10-02 1996-09-09 Prozessor mit vom Kompilierer zugewiesener Zwischenspeicherung variabler Länge

Country Status (4)

Country Link
US (1) US5860138A (de)
EP (1) EP0767424B1 (de)
JP (1) JP3533294B2 (de)
DE (1) DE69620702T2 (de)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6134708A (en) * 1997-02-13 2000-10-17 Nec Corporation Program compilation execution system
US6202095B1 (en) 1998-10-07 2001-03-13 International Business Machines Corporation Defining characteristics between processing systems
US6170023B1 (en) 1998-10-07 2001-01-02 International Business Machines Corporation System for accessing an input/output device using multiple addresses
US6185638B1 (en) 1998-10-07 2001-02-06 International Business Machines Corporation Method and system for dynamically assigning addresses to an input/output device
US6167459A (en) * 1998-10-07 2000-12-26 International Business Machines Corporation System for reassigning alias addresses to an input/output device
US6202658B1 (en) 1998-11-11 2001-03-20 Applied Materials, Inc. Method and apparatus for cleaning the edge of a thin disc
US7779236B1 (en) * 1998-12-31 2010-08-17 Stmicroelectronics, Inc. Symbolic store-load bypass
US6385496B1 (en) * 1999-03-12 2002-05-07 Fisher-Rosemount Systems, Inc. Indirect referencing in process control routines
US6542991B1 (en) * 1999-05-11 2003-04-01 Sun Microsystems, Inc. Multiple-thread processor with single-thread interface shared among threads
US6507862B1 (en) * 1999-05-11 2003-01-14 Sun Microsystems, Inc. Switching method in a multi-threaded processor
US6438672B1 (en) * 1999-06-03 2002-08-20 Agere Systems Guardian Corp. Memory aliasing method and apparatus
US6983350B1 (en) * 1999-08-31 2006-01-03 Intel Corporation SDRAM controller for parallel processor architecture
US6532509B1 (en) 1999-12-22 2003-03-11 Intel Corporation Arbitrating command requests in a parallel multi-threaded processing system
US6694380B1 (en) 1999-12-27 2004-02-17 Intel Corporation Mapping requests from a processing unit that uses memory-mapped input-output space
US6661794B1 (en) * 1999-12-29 2003-12-09 Intel Corporation Method and apparatus for gigabit packet assignment for multithreaded packet processing
US6671792B1 (en) * 2000-04-28 2003-12-30 Hewlett-Packard Development Company, L.P. Share masks and alias for directory coherency
US7283470B1 (en) 2002-01-25 2007-10-16 Juniper Networks, Inc. Systems and methods for dropping data using a drop profile
US8769517B2 (en) 2002-03-15 2014-07-01 International Business Machines Corporation Generating a common symbol table for symbols of independent applications
US6957419B2 (en) * 2002-03-15 2005-10-18 International Business Machines Corporation Facilitating the use of aliases during the debugging of applications
US20050251621A1 (en) * 2002-05-03 2005-11-10 Jean-Paul Theis Method for realizing autonomous load/store by using symbolic machine code
US7471688B2 (en) * 2002-06-18 2008-12-30 Intel Corporation Scheduling system for transmission of cells to ATM virtual circuits and DSL ports
WO2004001584A2 (en) * 2002-06-24 2003-12-31 Ante Vista Gmbh A method for executing structured symbolic machine code on a microprocessor
US7433307B2 (en) * 2002-11-05 2008-10-07 Intel Corporation Flow control in a network environment
JP4182928B2 (ja) * 2004-07-07 2008-11-19 セイコーエプソン株式会社 情報処理装置、メモリ管理プログラムおよびメモリ管理方法
US7784037B2 (en) * 2006-04-14 2010-08-24 International Business Machines Corporation Compiler implemented software cache method in which non-aliased explicitly fetched data are excluded
US8316207B2 (en) * 2009-12-30 2012-11-20 International Business Machines Corporation Assigning efficiently referenced globally unique identifiers in a multi-core environment
DE102011119311B4 (de) 2011-11-23 2014-05-28 Brose Fahrzeugteile GmbH & Co. Kommanditgesellschaft, Würzburg Kommutatoreinrichtung für eine rotierende elektrische Maschine
US9436716B2 (en) * 2013-05-07 2016-09-06 PLUMgrid, Inc. Method and system for data plane abstraction to enable a network storage platform ecosystem
US10228921B2 (en) 2016-06-01 2019-03-12 International Business Machines Corporation Compiler that performs register promotion optimizations in regions of code where memory aliasing may occur
US9934009B2 (en) 2016-06-01 2018-04-03 International Business Machines Corporation Processor that includes a special store instruction used in regions of a computer program where memory aliasing may occur
US10169009B2 (en) 2016-06-01 2019-01-01 International Business Machines Corporation Processor that detects memory aliasing in hardware and assures correct operation when memory aliasing occurs
US10169010B2 (en) 2016-06-01 2019-01-01 International Business Machines Corporation Performing register promotion optimizations in a computer program in regions where memory aliasing may occur and executing the computer program on processor hardware that detects memory aliasing
US10846235B2 (en) 2018-04-28 2020-11-24 International Business Machines Corporation Integrated circuit and data processing system supporting attachment of a real address-agnostic accelerator

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4135242A (en) * 1977-11-07 1979-01-16 Ncr Corporation Method and processor having bit-addressable scratch pad memory
EP0377970B1 (de) * 1989-01-13 1995-08-16 International Business Machines Corporation Ein-/Ausgabecachespeicherung
US5347642A (en) * 1989-11-30 1994-09-13 Nec Electronics Inc. Cache memory management unit
US5179702A (en) * 1989-12-29 1993-01-12 Supercomputer Systems Limited Partnership System and method for controlling a highly parallel multiprocessor using an anarchy based scheduler for parallel execution thread scheduling
US5307478A (en) * 1990-06-11 1994-04-26 Supercomputer Systems Limited Partnership Method for inserting a path instruction during compliation of computer programs for processors having multiple functional units
US5202975A (en) * 1990-06-11 1993-04-13 Supercomputer Systems Limited Partnership Method for optimizing instruction scheduling for a processor having multiple functional resources
US5107418A (en) * 1990-06-11 1992-04-21 Supercomputer Systems Limited Partnership Method for representing scalar data dependences for an optimizing compiler
US5159678A (en) * 1990-06-11 1992-10-27 Supercomputer Systems Limited Partnership Method for efficient non-virtual main memory management
CA2050828A1 (en) * 1991-05-28 1992-11-29 Herbert H.J. Hum Register-cache architecture and super-actor machine
US5287508A (en) * 1992-04-07 1994-02-15 Sun Microsystems, Inc. Method and apparatus for efficient scheduling in a multiprocessor system
DE4226855A1 (de) * 1992-08-13 1994-02-17 Siemens Ag Manipulator zur Inspektion schwer zugänglicher Stellen eines Dampferzeugers
US5566324A (en) * 1992-12-24 1996-10-15 Ncr Corporation Computer apparatus including a main memory prefetch cache and method of operation thereof
US5535390A (en) * 1994-07-22 1996-07-09 Hildebrandt; Thomas H. Method for reusing temporaries and reclaiming shared memory

Also Published As

Publication number Publication date
EP0767424A2 (de) 1997-04-09
US5860138A (en) 1999-01-12
EP0767424A3 (de) 1998-10-21
DE69620702D1 (de) 2002-05-23
EP0767424B1 (de) 2002-04-17
JP3533294B2 (ja) 2004-05-31
JPH09171461A (ja) 1997-06-30

Similar Documents

Publication Publication Date Title
DE69620702T2 (de) Prozessor mit vom Kompilierer zugewiesener Zwischenspeicherung variabler Länge
DE69633385D1 (de) Harnröhrenstent variabler länge
EE200000045A (et) Interneti vahemälusüsteem
DE69625233D1 (de) Einrichtung vom flipchiptyp
NL1003185C2 (nl) Doseringsvorm met oxybutynine.
DE69634969D1 (de) Strömungsrohr mit Auskleidung
DE60015375D1 (de) Endoskop mit variabler blickrichtung
DE69812776D1 (de) Wendelantenne mit variabler Länge
DE59604751D1 (de) Schalldämpfer mit variabler Dämpfungscharakteristik
DE69800405D1 (de) Korkenzieher mit Abstützhebel variabler Länge
DE69400957D1 (de) Welle mit veränderlicher länge
DE69412701T2 (de) Wellenanordnung variabler Länge
NL1000493C2 (nl) Versterkt langwerpig metalen lichaam.
DE69030036D1 (de) Pipelineprozessor, der Befehle mit variabler Länge nutzt
DE69826971D1 (de) Übertragungssystem mit kodierer variabler länge
FI940685A (fi) Sovitelma voiteluaineannostelijan yhteydessä
DE59610749D1 (de) Kältegerät
DE69634464D1 (de) Cachespeicher
DE69631398D1 (de) Thermistor mit positiven Charakteristiken
DE69621353T2 (de) Angelrute mit Schnurinnenführung
DE69507925T2 (de) Schaustand mit veränderlicher Länge
DE69604385T2 (de) Isocumarine mit antitumorwirkung
ES1031075Y (es) Caja-estuche con distintivos incorporados.
ES1029800Y (es) Soporte de estructura con nudo multidireccional.
DE69330875T2 (de) Cachespeichervorrichtung.

Legal Events

Date Code Title Description
8332 No legal effect for de
8370 Indication of lapse of patent is to be deleted
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee