DE69516624D1 - Multiplication circuit - Google Patents

Multiplication circuit

Info

Publication number
DE69516624D1
DE69516624D1 DE69516624T DE69516624T DE69516624D1 DE 69516624 D1 DE69516624 D1 DE 69516624D1 DE 69516624 T DE69516624 T DE 69516624T DE 69516624 T DE69516624 T DE 69516624T DE 69516624 D1 DE69516624 D1 DE 69516624D1
Authority
DE
Germany
Prior art keywords
multiplication circuit
multiplication
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69516624T
Other languages
German (de)
Other versions
DE69516624T2 (en
Inventor
Guoliang Shou
Kazunori Motohashi
Makoto Yamamoto
Sunao Takatori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yozan Inc
Original Assignee
Yozan Inc
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yozan Inc, Sharp Corp filed Critical Yozan Inc
Publication of DE69516624D1 publication Critical patent/DE69516624D1/en
Application granted granted Critical
Publication of DE69516624T2 publication Critical patent/DE69516624T2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06J—HYBRID COMPUTING ARRANGEMENTS
    • G06J1/00—Hybrid computing arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Automation & Control Theory (AREA)
  • Evolutionary Computation (AREA)
  • Fuzzy Systems (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Analogue/Digital Conversion (AREA)
DE1995616624 1994-09-30 1995-09-20 Multiplication circuit Expired - Fee Related DE69516624T2 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP26112294A JP3511320B2 (en) 1994-09-30 1994-09-30 Multiplication circuit

Publications (2)

Publication Number Publication Date
DE69516624D1 true DE69516624D1 (en) 2000-06-08
DE69516624T2 DE69516624T2 (en) 2000-08-31

Family

ID=17357410

Family Applications (1)

Application Number Title Priority Date Filing Date
DE1995616624 Expired - Fee Related DE69516624T2 (en) 1994-09-30 1995-09-20 Multiplication circuit

Country Status (3)

Country Link
EP (1) EP0707274B1 (en)
JP (1) JP3511320B2 (en)
DE (1) DE69516624T2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR960038596A (en) * 1995-04-26 1996-11-21 수나오 타카토리 Multiplication circuit
EP0809352B1 (en) * 1996-05-21 2002-01-02 Yozan Inc. Inverted amplifying circuit

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4654815A (en) * 1985-02-07 1987-03-31 Texas Instruments Incorporated Analog signal conditioning and digitizing integrated circuit
JPH0520676A (en) 1991-07-12 1993-01-29 Sony Corp Ferromagnetic metal fine particle
JP2985996B2 (en) * 1992-11-27 1999-12-06 株式会社高取育英会 Multiplication circuit

Also Published As

Publication number Publication date
JP3511320B2 (en) 2004-03-29
EP0707274A1 (en) 1996-04-17
EP0707274B1 (en) 2000-05-03
DE69516624T2 (en) 2000-08-31
JPH08101876A (en) 1996-04-16

Similar Documents

Publication Publication Date Title
DE69526419D1 (en) Time delay circuit
DE69614953T2 (en) CIRCUIT
DE69607773D1 (en) Circuit
DE69511661D1 (en) Reference circuit
DE69505091T2 (en) CIRCUIT ARRANGEMENT
DE69517984T2 (en) CIRCUIT ARRANGEMENT
DE69616479T2 (en) CIRCUIT
DE69616982T2 (en) CIRCUIT
DE69509267T2 (en) Clock circuit
DE69616483T2 (en) CIRCUIT
DE69617616T2 (en) CIRCUIT
DE69630427D1 (en) Bus-hold circuit
FI952261A0 (en) Oreciprokt circuit element
DE29510986U1 (en) Circuit arrangement
DE59502827D1 (en) INTEGRATED CIRCUIT
DE69611768T2 (en) Multiplier circuit
DE69521998D1 (en) CIRCUIT ARRANGEMENT
DE69516230D1 (en) Multiplier
DE69516624D1 (en) Multiplication circuit
DE69515115T2 (en) CIRCUIT ARRANGEMENT
DE69508740T2 (en) CIRCUIT ARRANGEMENT
DE29511680U1 (en) Multiplication circuit
DE69522163D1 (en) Interface circuit
DE69512705D1 (en) Bootstrap circuit
DE69616495T2 (en) CIRCUIT

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: YOZAN, INC., TOKIO/TOKYO, JP SHARP K.K., OSAKA, JP

8339 Ceased/non-payment of the annual fee