DE69429732D1 - METHOD AND DEVICE FOR TESTING CYCLIC REDUNDANCY - Google Patents

METHOD AND DEVICE FOR TESTING CYCLIC REDUNDANCY

Info

Publication number
DE69429732D1
DE69429732D1 DE69429732T DE69429732T DE69429732D1 DE 69429732 D1 DE69429732 D1 DE 69429732D1 DE 69429732 T DE69429732 T DE 69429732T DE 69429732 T DE69429732 T DE 69429732T DE 69429732 D1 DE69429732 D1 DE 69429732D1
Authority
DE
Germany
Prior art keywords
cyclic redundancy
testing cyclic
testing
crc
dual
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69429732T
Other languages
German (de)
Inventor
P Zook
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Cirrus Logic Inc
Original Assignee
Cirrus Logic Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cirrus Logic Inc filed Critical Cirrus Logic Inc
Application granted granted Critical
Publication of DE69429732D1 publication Critical patent/DE69429732D1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
    • H03M13/091—Parallel or block-wise CRC computation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1004—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's to protect a block of data words, e.g. CRC or checksum
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1068—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices in sector programmable memories, e.g. flash disk
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
    • G11B20/1833—Error detection or correction; Testing, e.g. of drop-outs by adding special lists or symbols to the coded information
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/35—Unequal or adaptive error protection, e.g. by providing a different level of protection according to significance of source information or by adapting the coding according to the change of transmission channel characteristics

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Probability & Statistics with Applications (AREA)
  • Quality & Reliability (AREA)
  • General Physics & Mathematics (AREA)
  • Signal Processing (AREA)
  • Computing Systems (AREA)
  • Computer Security & Cryptography (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Correction Of Errors (AREA)

Abstract

Disclosed is a dual-purpose CRC generator which generates up to k CRC characters which can be used to extend the minimum distance of a three-way interleaved Reed-Solomon code by k and can also detect k random bit errors.
DE69429732T 1993-11-04 1994-10-18 METHOD AND DEVICE FOR TESTING CYCLIC REDUNDANCY Expired - Lifetime DE69429732D1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/147,865 US5465260A (en) 1993-11-04 1993-11-04 Dual purpose cyclic redundancy check
PCT/US1994/012138 WO1995012921A1 (en) 1993-11-04 1994-10-18 Cyclical redundancy check method and apparatus

Publications (1)

Publication Number Publication Date
DE69429732D1 true DE69429732D1 (en) 2002-03-14

Family

ID=22523232

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69429732T Expired - Lifetime DE69429732D1 (en) 1993-11-04 1994-10-18 METHOD AND DEVICE FOR TESTING CYCLIC REDUNDANCY

Country Status (6)

Country Link
US (3) US5465260A (en)
EP (1) EP0729674B1 (en)
JP (1) JPH09507118A (en)
DE (1) DE69429732D1 (en)
SG (1) SG43012A1 (en)
WO (1) WO1995012921A1 (en)

Families Citing this family (77)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2706054B1 (en) * 1993-06-02 1995-07-13 Alcatel Mobile Comm France Method for interleaving a sequence of data elements, and corresponding interleaving device.
US5629949A (en) * 1993-09-21 1997-05-13 Cirrus Logic, Inc. Error correction verification method and apparatus using CRC check remainders
US5473620A (en) * 1993-09-21 1995-12-05 Cirrus Logic, Inc. Programmable redundancy/syndrome generator
US5602857A (en) * 1993-09-21 1997-02-11 Cirrus Logic, Inc. Error correction method and apparatus
EP0698329B1 (en) * 1994-03-09 1999-06-09 Koninklijke Philips Electronics N.V. Transmitter and receiver apparatus, method for transmitting and method for receiving and record carrier obtained by the method or the transmitter apparatus
US5768296A (en) * 1994-07-01 1998-06-16 Quantum Corporation ECC system supporting different-length Reed-Solomon codes whose generator polynomials have common roots
US6125469A (en) * 1994-10-18 2000-09-26 Cirrus Logic, Inc. Error correction method and apparatus
US5805614A (en) * 1996-07-03 1998-09-08 General Signal Corporation Fault tolerant switch fabric with control and data correction by hamming codes
US5812556A (en) * 1996-07-03 1998-09-22 General Signal Corporation Fault tolerant switch fabric with control and data correction by hamming codes and error inducing check register
GB2321374A (en) * 1997-01-21 1998-07-22 Ico Services Ltd Spread spectrum satellite communication
US6006354A (en) * 1997-02-12 1999-12-21 Stmicroelectronics, Inc. Security device for a video digital to analog converter
US6061822A (en) * 1997-06-23 2000-05-09 Micron Electronics, Inc. System and method for providing a fast and efficient comparison of cyclic redundancy check (CRC/checks sum) values of two mirrored disks
US5953352A (en) 1997-06-23 1999-09-14 Micron Electronics, Inc. Method of checking data integrity for a raid 1 system
US6192498B1 (en) * 1997-10-01 2001-02-20 Globepan, Inc. System and method for generating error checking data in a communications system
US6088337A (en) * 1997-10-20 2000-07-11 Motorola, Inc. Method access point device and peripheral for providing space diversity in a time division duplex wireless system
US6081918A (en) * 1997-11-06 2000-06-27 Spielman; Daniel A. Loss resilient code with cascading series of redundant layers
US6009547A (en) * 1997-12-03 1999-12-28 International Business Machines Corporation ECC in memory arrays having subsequent insertion of content
US6105155A (en) * 1998-01-21 2000-08-15 International Business Machines Corporation Method and apparatus for performing on-chip function checks and locating detected anomalies within a nested time interval using CRCs or the like
JP2000004169A (en) * 1998-06-15 2000-01-07 Ricoh Co Ltd Crc operating method and crc arithmetic circuit
US6173431B1 (en) * 1998-07-01 2001-01-09 Motorola, Inc. Method and apparatus for transmitting and receiving information packets using multi-layer error detection
DE69832791T2 (en) * 1998-07-09 2006-08-03 Hewlett-Packard Development Co., L.P., Houston Improved data writing on data storage medium
US6115837A (en) * 1998-07-29 2000-09-05 Neomagic Corp. Dual-column syndrome generation for DVD error correction using an embedded DRAM
US6357029B1 (en) * 1999-01-27 2002-03-12 Agere Systems Guardian Corp. Joint multiple program error concealment for digital audio broadcasting and other applications
US6438724B1 (en) * 1999-03-16 2002-08-20 International Business Machines Corporation Method and apparatus for deterministically altering cyclic redundancy check information for data storage
US6446234B1 (en) * 1999-03-16 2002-09-03 International Business Machines Corporation Method and apparatus for updating cyclic redundancy check information for data storage
US6915475B1 (en) 1999-06-29 2005-07-05 Emc Corporation Data integrity management for data storage systems
EP1065595A1 (en) * 1999-06-30 2001-01-03 Texas Instruments Incorporated Statistics signature generation and analysis
US6662336B1 (en) 1999-07-06 2003-12-09 Cirrus Logic, Inc. Error correction method and apparatus
US6643818B1 (en) 1999-11-19 2003-11-04 International Business Machines Corporation Storing and using the history of data transmission errors to assure data integrity
US6484288B1 (en) 1999-12-17 2002-11-19 Texas Instruments Incorporated Statistics signature generation and analysis
EP1146650A1 (en) 2000-04-10 2001-10-17 Hewlett-Packard Company, A Delaware Corporation Error detection for data storage and transmission
EP1146651A1 (en) * 2000-04-10 2001-10-17 Hewlett-Packard Company Error detection for data storage and transmission
US6732320B1 (en) 2000-04-28 2004-05-04 Promos Technologies Inc. Method and system for improved error correction in optical media data processing
US6836869B1 (en) 2001-02-02 2004-12-28 Cradle Technologies, Inc. Combined cyclic redundancy check (CRC) and Reed-Solomon (RS) error checking unit
US6804220B2 (en) * 2001-05-07 2004-10-12 Qualcomm Incorporated Method and apparatus for generating control information for packet data
US6868517B1 (en) 2001-05-15 2005-03-15 Marvell International Ltd. Method and apparatus for checking read errors with two cyclic redundancy check stages
US6928608B2 (en) * 2001-08-14 2005-08-09 Optix Networks Ltd. Apparatus and method for accelerating cyclic redundancy check calculations
US7216285B2 (en) 2001-11-09 2007-05-08 Marvell International Ltd. System and method for generating cyclic redundancy check
KR100983261B1 (en) * 2001-12-05 2010-09-24 엘지전자 주식회사 Method for generating a cyclic redundancy check code and an apparatus for the same, and receiving a signal thereof
CN100530991C (en) * 2001-12-05 2009-08-19 Lg电子株式会社 Error detection code generating method and error detection code generator
KR100833847B1 (en) * 2001-12-05 2008-06-02 엘지전자 주식회사 Method for generation cyclic redundancy check code and Apparatus for the same
US7729322B2 (en) * 2002-02-28 2010-06-01 Qualcomm Incorporated HDLC hardware accelerator
US6938201B2 (en) * 2002-09-05 2005-08-30 Agilent Technologies, Inc. Error detection system for a FIFO memory
DE10253949B3 (en) * 2002-11-19 2004-05-27 Siemens Ag Method for determining a residual probability of error in the transmission of data
US7290196B1 (en) * 2003-03-21 2007-10-30 Cypress Semiconductor Corporation Cyclical redundancy check using nullifiers
US7228485B1 (en) 2003-04-03 2007-06-05 Marvell International Ltd. Error correction using error detection codes
JP4196770B2 (en) * 2003-07-23 2008-12-17 ソニー株式会社 Data processing method, data inspection method
US7320101B1 (en) * 2003-08-19 2008-01-15 Altera Corporation Fast parallel calculation of cyclic redundancy checks
US7613991B1 (en) 2003-08-19 2009-11-03 Altera Corporation Method and apparatus for concurrent calculation of cyclic redundancy checks
US7353448B1 (en) 2003-10-21 2008-04-01 Marvell Semiconductor Israel Ltd. Methods, architectures, circuits and systems for transmission error determination
US7826614B1 (en) * 2003-11-05 2010-11-02 Globalfoundries Inc. Methods and apparatus for passing initialization vector information from software to hardware to perform IPsec encryption operation
US7472330B2 (en) * 2003-11-26 2008-12-30 Samsung Electronics Co., Ltd. Magnetic memory which compares compressed fault maps
US7426676B2 (en) * 2004-01-14 2008-09-16 Broadcom Corporation Data retrieval from a storage device using a combined error correction and detection approach
US7729427B2 (en) * 2004-02-24 2010-06-01 Intersil Americas Inc. Pseudo-synchronous one wire bidirectional bus interface
US7596699B2 (en) * 2004-02-24 2009-09-29 Intersil Americas Inc. Battery authentication system
US7434150B1 (en) 2004-03-03 2008-10-07 Marvell Israel (M.I.S.L.) Ltd. Methods, circuits, architectures, software and systems for determining a data transmission error and/or checking or confirming such error determinations
JP4260688B2 (en) 2004-06-09 2009-04-30 富士通株式会社 Data transmission device, data transmission / reception system, data transmission device control method, and data transmission / reception system control method
US7398452B2 (en) * 2004-12-16 2008-07-08 Broadcom Corporation Method and system for determining a signal quality metric in event of a CRC false positive
US20060159023A1 (en) * 2005-01-14 2006-07-20 International Business Machines Corporation CRC error history mechanism
US7434138B2 (en) * 2005-06-27 2008-10-07 Agere Systems Inc. Structured interleaving/de-interleaving scheme for product code encoders/decorders
KR100690274B1 (en) * 2005-09-12 2007-03-09 삼성전자주식회사 Cyclic redundancy check device and communication system comprising the same for multi-channel serial communication
KR20080054412A (en) * 2005-09-27 2008-06-17 엔엑스피 비 브이 Error detection/correction circuit and corresponding method
US7996731B2 (en) 2005-11-02 2011-08-09 Advanced Micro Devices, Inc. Error detection in high-speed asymmetric interfaces
US7694208B2 (en) * 2005-12-20 2010-04-06 Quantum Corporation Error correction algorithm using interleaved parity check and Reed-Solomon code
US7809863B2 (en) * 2006-11-08 2010-10-05 Honeywell International Inc. Monitor processor authentication key for critical data
WO2008114093A1 (en) * 2007-03-20 2008-09-25 Koninklijke Philips Electronics N.V. Data reliability in storage architectures
US8386878B2 (en) * 2007-07-12 2013-02-26 Samsung Electronics Co., Ltd. Methods and apparatus to compute CRC for multiple code blocks
US8555148B2 (en) * 2007-09-18 2013-10-08 Samsung Electronics Co., Ltd. Methods and apparatus to generate multiple CRCs
EP2096884A1 (en) 2008-02-29 2009-09-02 Koninklijke KPN N.V. Telecommunications network and method for time-based network access
WO2009147735A1 (en) * 2008-06-04 2009-12-10 富士通株式会社 Information processor, data transmission device, and data transfer method of the data transmission device
US8954821B2 (en) 2009-12-29 2015-02-10 Microntechnology, Inc. Memory device having address and command selectable capabilities
US8904115B2 (en) * 2010-09-28 2014-12-02 Texas Instruments Incorporated Cache with multiple access pipelines
US10423358B1 (en) 2017-05-31 2019-09-24 FMAD Engineering GK High-speed data packet capture and storage with playback capabilities
US11392317B2 (en) 2017-05-31 2022-07-19 Fmad Engineering Kabushiki Gaisha High speed data packet flow processing
US11036438B2 (en) 2017-05-31 2021-06-15 Fmad Engineering Kabushiki Gaisha Efficient storage architecture for high speed packet capture
US10990326B2 (en) 2017-05-31 2021-04-27 Fmad Engineering Kabushiki Gaisha High-speed replay of captured data packets
US11128740B2 (en) * 2017-05-31 2021-09-21 Fmad Engineering Kabushiki Gaisha High-speed data packet generator

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4151510A (en) * 1978-04-27 1979-04-24 Honeywell Information Systems Method and apparatus for an efficient error detection and correction system
US4413339A (en) * 1981-06-24 1983-11-01 Digital Equipment Corporation Multiple error detecting and correcting system employing Reed-Solomon codes
US4564945A (en) * 1983-06-20 1986-01-14 Reference Technology, Inc. Error-correction code for digital data on video disc
JPS60230732A (en) * 1984-04-28 1985-11-16 Nec Corp Circuit multiplexing crc code generating device
US4703485A (en) * 1986-02-10 1987-10-27 International Business Machines Corporation Method and apparatus for computing and implementing error detection check bytes
JPS6332770A (en) * 1986-07-25 1988-02-12 Matsushita Electric Ind Co Ltd Magnetic recording and reproducing device
US4777635A (en) * 1986-08-08 1988-10-11 Data Systems Technology Corp. Reed-Solomon code encoder and syndrome generator circuit
US4775978A (en) * 1987-01-12 1988-10-04 Magnetic Peripherals Inc. Data error correction system
US4763332A (en) * 1987-03-02 1988-08-09 Data Systems Technology Corp. Shared circuitry for the encoding and syndrome generation functions of a Reed-Solomon code
US4782490A (en) * 1987-03-16 1988-11-01 Cythera Corporation Method and a system for multiple error detection and correction
US4907233A (en) * 1988-05-18 1990-03-06 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration VLSI single-chip (255,223) Reed-Solomon encoder with interleaver
JP2695195B2 (en) * 1988-09-02 1997-12-24 三菱電機株式会社 Error correction circuit
US5157669A (en) * 1988-10-14 1992-10-20 Advanced Micro Devices, Inc. Comparison of an estimated CRC syndrome to a generated CRC syndrome in an ECC/CRC system to detect uncorrectable errors
US5027357A (en) * 1988-10-14 1991-06-25 Advanced Micro Devices, Inc. ECC/CRC error detection and correction system
US4951284A (en) * 1988-12-14 1990-08-21 International Business Machines Corporation Method and means for correcting random and burst errors
US5109385A (en) * 1989-04-27 1992-04-28 International Business Machines Corporation Enhanced data formats and machine operations for enabling error correction
US5136592A (en) * 1989-06-28 1992-08-04 Digital Equipment Corporation Error detection and correction system for long burst errors
US5134619A (en) * 1990-04-06 1992-07-28 Sf2 Corporation Failure-tolerant mass storage system
US5182752A (en) * 1990-06-29 1993-01-26 Digital Equipment Corporation Method and apparatus for transferring data between a data bus and a data storage device
US5422895A (en) * 1992-01-09 1995-06-06 Quantum Corporation Cross-checking for on-the-fly Reed Solomon error correction code
US5375127A (en) * 1992-03-25 1994-12-20 Ncr Corporation Method and apparatus for generating Reed-Soloman error correcting code across multiple word boundaries
US5379305A (en) * 1992-07-20 1995-01-03 Digital Equipment Corporation Error correction system with selectable error correction capabilities
US5444719A (en) * 1993-01-26 1995-08-22 International Business Machines Corporation Adjustable error-correction composite Reed-Solomon encoder/syndrome generator

Also Published As

Publication number Publication date
EP0729674B1 (en) 2002-01-23
EP0729674A1 (en) 1996-09-04
US5724368A (en) 1998-03-03
EP0729674A4 (en) 1997-10-15
US5465260A (en) 1995-11-07
US5671237A (en) 1997-09-23
WO1995012921A1 (en) 1995-05-11
SG43012A1 (en) 1997-10-17
JPH09507118A (en) 1997-07-15

Similar Documents

Publication Publication Date Title
DE69429732D1 (en) METHOD AND DEVICE FOR TESTING CYCLIC REDUNDANCY
DE3486408D1 (en) Method and device for decoding an error-correcting code.
ATE227057T1 (en) CIRCUIT FOR PARALLEL GENERATION OF A CYCLIC REDUNDANT TEST CODE
DE3687672D1 (en) TEST METHOD BY WEIGHTED RANDOM PATTERN GENERATOR.
ATE232314T1 (en) METHOD AND DEVICE FOR DETECTING DOUBLE-BIT ERRORS AND CORRECTING ERRORS CAUSED BY COMPONENT FAULTS
DE3587415D1 (en) DEVICE FOR MEASURING THE CONCENTRATION OF A GAS.
BRPI0215108A2 (en) error detection code generating method and error detection code generator
DE3580402D1 (en) METHOD AND DEVICE FOR MEASURING AND CORRECTING THE ACOUSTIC CHARACTERISTICS OF A SOUND FIELD.
DE69227455D1 (en) BINARY DATA ERROR CORRECTION IN A MODULATED SIGNAL WITH AN INDICATOR SIGNAL TO PRESET LIMIT VALUES
DE3854791D1 (en) Error correction method using Reed-Solomon Code
DE3687316T2 (en) DEVICE FOR CORRECTING THE TIME BASE ERRORS OF A VIDEO SIGNAL.
ATE281712T1 (en) METHOD FOR ENCODING OR DECODING AND APPARATUS FOR ENCODING OR DECODING
ATE345596T1 (en) METHOD AND DEVICE FOR ASSOCIATING CONFLICTION-CODED BITS TO SYMBOLS PRIOR TO THEIR MODULATION
GB2303029B (en) Apparatus for detecting and correcting cyclic redundancy check errors
EP0101218A3 (en) Methods of correcting errors in binary data
DE3889725D1 (en) METHOD AND DEVICE FOR MEASURING ERROR COMPENSATION.
DE3883688D1 (en) Encoding device and error correction method.
DE3873179D1 (en) METHOD AND DEVICE FOR PURIFYING A TRITIUM-CONTAINING GAS.
DE69029164T2 (en) Parity replacement device and method
DE69028975D1 (en) BCH code decoder and method for decoding a BCH code
ATE178746T1 (en) METHOD FOR ERROR AND DELETION CORRECTION IN DIGITAL INFORMATION AND SUITABLE DEVICE FOR IMPLEMENTING THE METHOD
DE58902530D1 (en) METHOD FOR OPERATING AN ANTI-NECK PROTECTION SENSOR.
DE3887867T2 (en) Method and device for canceling the electrical offset of a torsion detector.
DE3863260D1 (en) METHOD FOR PRODUCING AN AMMONIA SYNTHESIS GAS.
DE69315018T2 (en) Hardware-efficient method and arrangement for coding BCH codes and in particular Reed-Solomon codes

Legal Events

Date Code Title Description
8332 No legal effect for de