DE68920388D1 - Paralleles Rechnersystem mit Verwendung eines SIMD-Verfahrens. - Google Patents
Paralleles Rechnersystem mit Verwendung eines SIMD-Verfahrens.Info
- Publication number
- DE68920388D1 DE68920388D1 DE68920388T DE68920388T DE68920388D1 DE 68920388 D1 DE68920388 D1 DE 68920388D1 DE 68920388 T DE68920388 T DE 68920388T DE 68920388 T DE68920388 T DE 68920388T DE 68920388 D1 DE68920388 D1 DE 68920388D1
- Authority
- DE
- Germany
- Prior art keywords
- computer system
- parallel computer
- simd process
- simd
- parallel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
- G06F15/8023—Two dimensional arrays, e.g. mesh, torus
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Image Processing (AREA)
- Complex Calculations (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63234545A JPH0814816B2 (ja) | 1988-09-19 | 1988-09-19 | 並列計算機 |
JP63234546A JP2518902B2 (ja) | 1988-09-19 | 1988-09-19 | 並列計算機におけるイベントスケジュ―リング処理方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE68920388D1 true DE68920388D1 (de) | 1995-02-16 |
DE68920388T2 DE68920388T2 (de) | 1995-05-11 |
Family
ID=26531623
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE68920388T Expired - Fee Related DE68920388T2 (de) | 1988-09-19 | 1989-09-18 | Paralleles Rechnersystem mit Verwendung eines SIMD-Verfahrens. |
Country Status (3)
Country | Link |
---|---|
US (2) | US5230057A (de) |
EP (2) | EP0360527B1 (de) |
DE (1) | DE68920388T2 (de) |
Families Citing this family (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07509795A (ja) * | 1992-08-05 | 1995-10-26 | デヴイツド・サーンオフ・リサーチ・センター,インコーポレーテツド | アドバンスド大規模並列計算機 |
US5581778A (en) * | 1992-08-05 | 1996-12-03 | David Sarnoff Researach Center | Advanced massively parallel computer using a field of the instruction to selectively enable the profiling counter to increase its value in response to the system clock |
US5717947A (en) * | 1993-03-31 | 1998-02-10 | Motorola, Inc. | Data processing system and method thereof |
WO1995028686A1 (en) * | 1994-04-15 | 1995-10-26 | David Sarnoff Research Center, Inc. | Parallel processing computer containing a multiple instruction stream processing architecture |
US5956518A (en) * | 1996-04-11 | 1999-09-21 | Massachusetts Institute Of Technology | Intermediate-grain reconfigurable processing device |
US7197575B2 (en) * | 1997-12-17 | 2007-03-27 | Src Computers, Inc. | Switch/network adapter port coupling a reconfigurable processing element to one or more microprocessors for use with interleaved memory controllers |
US20040236877A1 (en) * | 1997-12-17 | 2004-11-25 | Lee A. Burton | Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices in a fully buffered dual in-line memory module format (FB-DIMM) |
US7373440B2 (en) * | 1997-12-17 | 2008-05-13 | Src Computers, Inc. | Switch/network adapter port for clustered computers employing a chain of multi-adaptive processors in a dual in-line memory module format |
US7003593B2 (en) * | 1997-12-17 | 2006-02-21 | Src Computers, Inc. | Computer system architecture and memory controller for close-coupling within a hybrid processing system utilizing an adaptive processor interface port |
US7565461B2 (en) * | 1997-12-17 | 2009-07-21 | Src Computers, Inc. | Switch/network adapter port coupling a reconfigurable processing element to one or more microprocessors for use with interleaved memory controllers |
US7424552B2 (en) * | 1997-12-17 | 2008-09-09 | Src Computers, Inc. | Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices |
US6996656B2 (en) * | 2002-10-31 | 2006-02-07 | Src Computers, Inc. | System and method for providing an arbitrated memory bus in a hybrid computing system |
US6076152A (en) | 1997-12-17 | 2000-06-13 | Src Computers, Inc. | Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem |
WO1999048025A2 (en) | 1998-03-18 | 1999-09-23 | Koninklijke Philips Electronics N.V. | Data processing device and method of computing the cosine transform of a matrix |
US7100020B1 (en) * | 1998-05-08 | 2006-08-29 | Freescale Semiconductor, Inc. | Digital communications processor |
US6311262B1 (en) * | 1999-01-18 | 2001-10-30 | Infineon Technologies Ag | Apparatus for the hierarchical and distributed control of programmable modules in large-scale integrated systems |
AU3360401A (en) * | 1999-12-29 | 2001-07-16 | Systemonic Ag | Device and method for control of the data stream |
US6438737B1 (en) | 2000-02-15 | 2002-08-20 | Intel Corporation | Reconfigurable logic for a computer |
JP3426223B2 (ja) | 2000-09-27 | 2003-07-14 | 株式会社ソニー・コンピュータエンタテインメント | マルチプロセッサシステム、データ処理システム、データ処理方法、コンピュータプログラム |
NO20004869D0 (no) * | 2000-09-28 | 2000-09-28 | Torbjoern Rognes | Metode for hurtig optimal lokal sekvensjustering ved bruk av parallell prosessering |
US6834337B1 (en) | 2000-09-29 | 2004-12-21 | International Business Machines Corporation | System and method for enabling multiple signed independent data elements per register |
US7039906B1 (en) | 2000-09-29 | 2006-05-02 | International Business Machines Corporation | Compiler for enabling multiple signed independent data elements per register |
KR20040062612A (ko) * | 2001-11-01 | 2004-07-07 | 매텔 인코포레이티드 | 타일형 보드 게임 |
US7406573B2 (en) * | 2002-05-09 | 2008-07-29 | Src Computers, Inc. | Reconfigurable processor element utilizing both coarse and fine grained reconfigurable elements |
US20030212853A1 (en) * | 2002-05-09 | 2003-11-13 | Huppenthal Jon M. | Adaptive processor architecture incorporating a field programmable gate array control element having at least one embedded microprocessor core |
JP3987783B2 (ja) * | 2002-10-11 | 2007-10-10 | Necエレクトロニクス株式会社 | アレイ型プロセッサ |
JP3987782B2 (ja) * | 2002-10-11 | 2007-10-10 | Necエレクトロニクス株式会社 | アレイ型プロセッサ |
US7124211B2 (en) | 2002-10-23 | 2006-10-17 | Src Computers, Inc. | System and method for explicit communication of messages between processes running on different nodes in a clustered multiprocessor system |
JP3987784B2 (ja) | 2002-10-30 | 2007-10-10 | Necエレクトロニクス株式会社 | アレイ型プロセッサ |
US6964029B2 (en) * | 2002-10-31 | 2005-11-08 | Src Computers, Inc. | System and method for partitioning control-dataflow graph representations |
US6941539B2 (en) * | 2002-10-31 | 2005-09-06 | Src Computers, Inc. | Efficiency of reconfigurable hardware |
US7225324B2 (en) | 2002-10-31 | 2007-05-29 | Src Computers, Inc. | Multi-adaptive processing systems and techniques for enhancing parallelism and performance of computational functions |
US7155708B2 (en) * | 2002-10-31 | 2006-12-26 | Src Computers, Inc. | Debugging and performance profiling using control-dataflow graph representations with reconfigurable hardware emulation |
US6983456B2 (en) * | 2002-10-31 | 2006-01-03 | Src Computers, Inc. | Process for converting programs in high-level programming languages to a unified executable for hybrid computing platforms |
US7299458B2 (en) | 2002-10-31 | 2007-11-20 | Src Computers, Inc. | System and method for converting control flow graph representations to control-dataflow graph representations |
DE502004009010D1 (de) * | 2003-03-05 | 2009-04-02 | Bridgeco Ag | Prozessor mit verschiedenartigen steuerwerken für gemeinsam genutzte ressourcen |
ATE374973T1 (de) * | 2003-09-09 | 2007-10-15 | Koninkl Philips Electronics Nv | Integrierte datenverarbeitungsschaltung mit mehreren programmierbaren prozessoren |
US7890686B2 (en) * | 2005-10-17 | 2011-02-15 | Src Computers, Inc. | Dynamic priority conflict resolution in a multi-processor computer system having shared resources |
US7716100B2 (en) * | 2005-12-02 | 2010-05-11 | Kuberre Systems, Inc. | Methods and systems for computing platform |
JP4913685B2 (ja) * | 2007-07-04 | 2012-04-11 | 株式会社リコー | Simd型マイクロプロセッサおよびsimd型マイクロプロセッサの制御方法 |
JP2011159165A (ja) * | 2010-02-02 | 2011-08-18 | Fujitsu Ltd | 並列計算機システム、並列計算機システムの制御方法及び制御プログラム |
DE102018115902A1 (de) | 2018-07-01 | 2020-01-02 | Oliver Bartels | SIMD-Prozessor mit CAM zur Operandenauswahl nach Mustererkennung |
US11940945B2 (en) * | 2021-12-31 | 2024-03-26 | Ceremorphic, Inc. | Reconfigurable SIMD engine |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4541048A (en) * | 1978-10-06 | 1985-09-10 | Hughes Aircraft Company | Modular programmable signal processor |
US4304002A (en) * | 1978-11-23 | 1981-12-01 | International Computers Limited | Data processing system with error checking |
FR2457521B1 (fr) * | 1979-05-23 | 1985-12-27 | Thomson Csf | Systeme multiprocesseur de traitement de signal |
US4574345A (en) * | 1981-04-01 | 1986-03-04 | Advanced Parallel Systems, Inc. | Multiprocessor computer system utilizing a tapped delay line instruction bus |
US4644496A (en) * | 1983-01-11 | 1987-02-17 | Iowa State University Research Foundation, Inc. | Apparatus, methods, and systems for computer information transfer |
US4621339A (en) * | 1983-06-13 | 1986-11-04 | Duke University | SIMD machine using cube connected cycles network architecture for vector processing |
DE3374238D1 (en) * | 1983-07-08 | 1987-12-03 | Ibm | A synchronisation mechanism for a multiprocessing system |
NL192637C (nl) * | 1984-02-27 | 1997-11-04 | Nippon Telegraph & Telephone | Stelselprocessor. |
US4720780A (en) * | 1985-09-17 | 1988-01-19 | The Johns Hopkins University | Memory-linked wavefront array processor |
JPH0740252B2 (ja) * | 1986-03-08 | 1995-05-01 | 株式会社日立製作所 | マルチプロセツサシステム |
US4775952A (en) * | 1986-05-29 | 1988-10-04 | General Electric Company | Parallel processing system apparatus |
GB8618943D0 (en) * | 1986-08-02 | 1986-09-10 | Int Computers Ltd | Data processing apparatus |
CA1293819C (en) * | 1986-08-29 | 1991-12-31 | Thinking Machines Corporation | Very large scale computer |
US4888721A (en) * | 1986-09-09 | 1989-12-19 | Hitachi, Ltd. | Elementary function arithmetic unit |
US4985832A (en) * | 1986-09-18 | 1991-01-15 | Digital Equipment Corporation | SIMD array processing system with routing networks having plurality of switching stages to transfer messages among processors |
US4827403A (en) * | 1986-11-24 | 1989-05-02 | Thinking Machines Corporation | Virtual processor techniques in a SIMD multiprocessor array |
US5129092A (en) * | 1987-06-01 | 1992-07-07 | Applied Intelligent Systems,Inc. | Linear chain of parallel processors and method of using same |
US4908751A (en) * | 1987-10-15 | 1990-03-13 | Smith Harry F | Parallel data processor |
US5088048A (en) * | 1988-06-10 | 1992-02-11 | Xerox Corporation | Massively parallel propositional reasoning |
US4939642A (en) * | 1989-02-01 | 1990-07-03 | The Board Of Trustees Of The Leland Stanford Jr. University | Virtual bit map processor |
-
1989
- 1989-09-18 DE DE68920388T patent/DE68920388T2/de not_active Expired - Fee Related
- 1989-09-18 EP EP89309445A patent/EP0360527B1/de not_active Expired - Lifetime
- 1989-09-18 EP EP94104303A patent/EP0605401B1/de not_active Expired - Lifetime
- 1989-09-19 US US07/409,613 patent/US5230057A/en not_active Ceased
-
1995
- 1995-07-19 US US08/503,595 patent/USRE36954E/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US5230057A (en) | 1993-07-20 |
EP0360527A3 (de) | 1991-01-16 |
DE68920388T2 (de) | 1995-05-11 |
EP0360527B1 (de) | 1995-01-04 |
EP0605401B1 (de) | 1998-04-22 |
USRE36954E (en) | 2000-11-14 |
EP0605401A2 (de) | 1994-07-06 |
EP0360527A2 (de) | 1990-03-28 |
EP0605401A3 (en) | 1994-09-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE68920388T2 (de) | Paralleles Rechnersystem mit Verwendung eines SIMD-Verfahrens. | |
DE3852034D1 (de) | Hilfe-bereitstellung in einer datenverarbeitungsanlage. | |
DE3750625T2 (de) | Datenverarbeitungssystem mit zwei Ausführungseinheiten. | |
DE3784210D1 (de) | Unterbrechungssteuerungsverfahren in einem mehrprozessorsystem. | |
DE68915006T2 (de) | System zum Generieren von Musterdaten. | |
DE68923490T2 (de) | Prüfpunkt-Wiederholungssystem. | |
DE3854481D1 (de) | Datenverarbeitungsverfahren in einem dezentralisierten Verarbeitungssystem. | |
DE69032337T2 (de) | Multiprozessorsystem verwendendes Datenbasisverarbeitungssystem | |
DE3884579D1 (de) | Urladekontrollsystem in einem mehrprozessorsystem. | |
DE69029438D1 (de) | Datenverarbeitungssystem mit Umwandlungsmittel von Burst-Operationen zu Pipeline-Operationen | |
DE68924061D1 (de) | Versionskontrolle in einem Datenverarbeitungssystem. | |
DE69619425D1 (de) | Datenkonversion in einem Multiprozessorsystem mit gleichzeitiger Aufrechterhaltung der Systemoperationen | |
DE69032259T2 (de) | Paralleldatenverarbeitungsanlage | |
DE68926043D1 (de) | Mehrprozessor-Computersystem | |
KR910001578A (ko) | 패턴 데이타 처리 방법 | |
DE69129536D1 (de) | Objektbasiertes rechnersystem | |
DE3785070T2 (de) | Datenuebertragung unter verwendung eines transparenten ton-im-band-systems. | |
DE69027749D1 (de) | Datenverarbeitungssystem mit abtrennbarer Tastatur | |
DE68924146D1 (de) | Anfahren eines mehrfachen Dokumenten-Bearbeitungssystems. | |
DE58902718D1 (de) | Prozessanlage. | |
DE3774583D1 (de) | Datenschutz in einem datenverarbeitungssystem mit multiprogrammierung. | |
DE68908728T2 (de) | System zum Generieren von Musterdaten. | |
NO884535D0 (no) | Metode for aa kople sammen datamaskiner. | |
DE68928074D1 (de) | Entwicklungsverfahren für ein Datenverarbeitungssystem | |
DE68923266D1 (de) | Lernendes verarbeitungssystem in einer netzwerkstruktur-datenverarbeitungseinheit. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |