DE60236001D1 - Verfahren und vorrichtung zur ausführung von modularen multiplikationen - Google Patents

Verfahren und vorrichtung zur ausführung von modularen multiplikationen

Info

Publication number
DE60236001D1
DE60236001D1 DE60236001T DE60236001T DE60236001D1 DE 60236001 D1 DE60236001 D1 DE 60236001D1 DE 60236001 T DE60236001 T DE 60236001T DE 60236001 T DE60236001 T DE 60236001T DE 60236001 D1 DE60236001 D1 DE 60236001D1
Authority
DE
Germany
Prior art keywords
computation
channel
carrying
computation channel
out modular
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60236001T
Other languages
English (en)
Inventor
Mike Ruehle
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of DE60236001D1 publication Critical patent/DE60236001D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/722Modular multiplication

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
  • Spinning Or Twisting Of Yarns (AREA)
  • Preliminary Treatment Of Fibers (AREA)
  • Telephonic Communication Services (AREA)
DE60236001T 2001-09-28 2002-09-24 Verfahren und vorrichtung zur ausführung von modularen multiplikationen Expired - Lifetime DE60236001D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/965,916 US6922717B2 (en) 2001-09-28 2001-09-28 Method and apparatus for performing modular multiplication
PCT/US2002/030450 WO2003029958A1 (en) 2001-09-28 2002-09-24 Method and apparatus for performing modular multiplication

Publications (1)

Publication Number Publication Date
DE60236001D1 true DE60236001D1 (de) 2010-05-27

Family

ID=25510672

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60236001T Expired - Lifetime DE60236001D1 (de) 2001-09-28 2002-09-24 Verfahren und vorrichtung zur ausführung von modularen multiplikationen

Country Status (6)

Country Link
US (1) US6922717B2 (de)
EP (1) EP1430394B1 (de)
AT (1) ATE464598T1 (de)
DE (1) DE60236001D1 (de)
TW (1) TWI223751B (de)
WO (1) WO2003029958A1 (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100436814B1 (ko) * 2001-12-20 2004-06-23 한국전자통신연구원 아이씨카드용 알에스에이 암호 연산 장치
US7693925B2 (en) * 2005-09-30 2010-04-06 Intel Corporation Multiplicand shifting in a linear systolic array modular multiplier
US8020006B2 (en) * 2006-02-10 2011-09-13 Cisco Technology, Inc. Pipeline for high-throughput encrypt functions
US8301905B2 (en) * 2006-09-08 2012-10-30 Inside Secure System and method for encrypting data
US7515485B2 (en) * 2006-12-18 2009-04-07 Micron Technology, Inc. External clock tracking pipelined latch scheme
US7783864B2 (en) * 2007-02-12 2010-08-24 International Business Machines Corporation Vertical and horizontal pipelining in a system for performing modular multiplication
US9354890B1 (en) 2007-10-23 2016-05-31 Marvell International Ltd. Call stack structure for enabling execution of code outside of a subroutine and between call stack frames
US9442758B1 (en) 2008-01-21 2016-09-13 Marvell International Ltd. Dynamic processor core switching
US9582443B1 (en) 2010-02-12 2017-02-28 Marvell International Ltd. Serial control channel processor for executing time-based instructions
US9098694B1 (en) * 2011-07-06 2015-08-04 Marvell International Ltd. Clone-resistant logic
US11003620B2 (en) * 2017-12-22 2021-05-11 Intel Corporation Systolic array of pipelined processing engines for implementing dynamic programming algorithms
RU2751802C1 (ru) * 2020-07-07 2021-07-19 федеральное государственное автономное образовательное учреждение высшего образования "Северо-Кавказский федеральный университет" Умножитель по модулю
CN114510450A (zh) * 2021-05-25 2022-05-17 无锡沐创集成电路设计有限公司 加密算法的加速计算方法、装置和阵列单元算子系统

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4218582A (en) 1977-10-06 1980-08-19 The Board Of Trustees Of The Leland Stanford Junior University Public key cryptographic apparatus and method
US4493048A (en) * 1982-02-26 1985-01-08 Carnegie-Mellon University Systolic array apparatuses for matrix computations
GB8320362D0 (en) * 1983-07-28 1983-09-01 Secr Defence Digital data processor
US4748583A (en) * 1984-09-17 1988-05-31 Siemens Aktiengesellschaft Cell-structured digital multiplier of semi-systolic construction
US4799182A (en) * 1984-10-16 1989-01-17 The Commonwealth Of Australia Cellular floating-point serial pipelined multiplier
US4707800A (en) 1985-03-04 1987-11-17 Raytheon Company Adder/substractor for variable length numbers
US4737926A (en) 1986-01-21 1988-04-12 Intel Corporation Optimally partitioned regenerative carry lookahead adder
US4914617A (en) 1987-06-26 1990-04-03 International Business Machines Corporation High performance parallel binary byte adder
US5189636A (en) 1987-11-16 1993-02-23 Intel Corporation Dual mode combining circuitry
US5047975A (en) 1987-11-16 1991-09-10 Intel Corporation Dual mode adder circuitry with overflow detection and substitution enabled for a particular mode
US5289397A (en) 1991-07-22 1994-02-22 Itt Corporation High-speed modulo exponentiator device
US5623683A (en) 1992-12-30 1997-04-22 Intel Corporation Two stage binary multiplier
US5327369A (en) 1993-03-31 1994-07-05 Intel Corporation Digital adder and method for adding 64-bit, 16-bit and 8-bit words
JP3504050B2 (ja) 1996-01-26 2004-03-08 株式会社東芝 べき乗剰余演算方法及び装置
DE69727796T2 (de) 1996-10-31 2004-12-30 Atmel Research Koprozessor zum Ausführen von modularer Multiplikation
FR2758195B1 (fr) 1997-01-09 1999-02-26 Sgs Thomson Microelectronics Coprocesseur d'arithmetique modulaire comprenant deux circuits de multiplication operant en parallele
US6061706A (en) 1997-10-10 2000-05-09 United Microelectronics Corp. Systolic linear-array modular multiplier with pipeline processing elements
KR100267009B1 (ko) 1997-11-18 2000-09-15 윤종용 고속 암호화 처리를 위한 어레이 구조를 가지는 모듈러 곱셈장치
US6058500A (en) * 1998-01-20 2000-05-02 3Com Corporation High-speed syndrome calculation
US6088800A (en) * 1998-02-27 2000-07-11 Mosaid Technologies, Incorporated Encryption processor with shared memory interconnect
US6240436B1 (en) 1998-03-30 2001-05-29 Rainbow Technologies, Inc. High speed montgomery value calculation
US6356636B1 (en) * 1998-07-22 2002-03-12 Motorola, Inc. Circuit and method for fast modular multiplication
AU7606900A (en) 1999-09-22 2001-04-24 Raytheon Company Key escrow systems
US6662201B1 (en) * 1999-11-01 2003-12-09 Kabushiki Kaisha Toshiba Modular arithmetic apparatus and method having high-speed base conversion function
US6804696B2 (en) * 2000-12-19 2004-10-12 International Business Machines Corporation Pipelining operations in a system for performing modular multiplication
US6625631B2 (en) * 2001-09-28 2003-09-23 Intel Corporation Component reduction in montgomery multiplier processing element
US6732133B2 (en) * 2001-09-28 2004-05-04 Intel Corporation Montgomery multiplier with dual independent channels

Also Published As

Publication number Publication date
TWI223751B (en) 2004-11-11
EP1430394B1 (de) 2010-04-14
US6922717B2 (en) 2005-07-26
EP1430394A1 (de) 2004-06-23
WO2003029958A1 (en) 2003-04-10
US20030065813A1 (en) 2003-04-03
ATE464598T1 (de) 2010-04-15

Similar Documents

Publication Publication Date Title
DE60236001D1 (de) Verfahren und vorrichtung zur ausführung von modularen multiplikationen
DE60119620D1 (de) Verfahren zur Skalarmultiplikation auf einer elliptischen Kurve und entsprechende Vorrichtung
DE69817844D1 (de) Verfahren und vorrichtung zur spracherkennungscomputereingabe
ATE382901T1 (de) Verfahren, einrichtung und system zur durchführung von kalkulationsoperationen
DE69508617D1 (de) Vorrichtung zur dürchführung von magnetischen zyklusreactionen
DE602004012499D1 (de) Verfahren und Vorrichtung zur Prioritätsverwaltung während der Übertragung einer Nachricht.
MXPA03011650A (es) Metodos y aparatos para personalizar alimento para mascotas.
ATE538565T1 (de) Verfahren und vorrichtung zur durchführung der netzwerkweglenkung
IL145245A0 (en) System and method including vector-matrix multiplication
DE60040204D1 (de) Verfahren und Gerät zur Virtualisierung von Datei-Operationen und andere Ein/Ausgangs-Operationen
ATE483186T1 (de) Verfahren und vorrichtung zum prüfen von halbleitern
DE60335375D1 (de) Frequenzbereichsentzerrung von kommunikationssignalen
DE69615247D1 (de) Vorrichtung zum Ein- und Ausgeben von Wertpapieren
DE60233918D1 (de) Verfahren and Vorrichtung zur gesicherten Netzwerkübertragung von kryptographischen Schlüsseln
DE602004013356D1 (de) Verfahren und vorrichtung zur durchführung einer signalkorrelation unter verwendung vorgeschichtlicher korrelationsdaten
DE69627119D1 (de) Vorrichtung zur Zeicheneingabe
DE602004026408D1 (de) Verfahren zur feststellung von verstopfungen in de
SE9702008D0 (sv) A method and a system for nucleic acid seouence analysis
DE50002535D1 (de) Verfahren, computerprogrammprodukt und system zur übertragung von computerdaten an ein ausgabegerät
DE60336718D1 (de) Verfahren, system und endgerät zum empfang von inhalten mit authorisiertem zugriff
DE60214850D1 (de) Für eine benutzergruppe spezifisches musterverarbeitungssystem
ATE330209T1 (de) Ladenwaage zum abwickeln einzelner vorgänge
DE69607019D1 (de) Gerät zur verwendung als lernspielzeug
ATE353513T1 (de) Verfahren und vorrichtung zur mehrkanaligen signalverarbeitung
TW346730B (en) Method and apparatus for forming image scaling filters

Legal Events

Date Code Title Description
8364 No opposition during term of opposition