DE3751773D1 - Modifiziertes isoplanares verfahren mit erhöhter dichte - Google Patents

Modifiziertes isoplanares verfahren mit erhöhter dichte

Info

Publication number
DE3751773D1
DE3751773D1 DE3751773T DE3751773T DE3751773D1 DE 3751773 D1 DE3751773 D1 DE 3751773D1 DE 3751773 T DE3751773 T DE 3751773T DE 3751773 T DE3751773 T DE 3751773T DE 3751773 D1 DE3751773 D1 DE 3751773D1
Authority
DE
Germany
Prior art keywords
increased density
modified
modified isoplanar
isoplanar method
density
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE3751773T
Other languages
English (en)
Other versions
DE3751773T2 (de
Inventor
Donald Desbiens
John Eldridge
Paul Howell
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fairchild Semiconductor Corp
Original Assignee
Fairchild Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fairchild Semiconductor Corp filed Critical Fairchild Semiconductor Corp
Application granted granted Critical
Publication of DE3751773D1 publication Critical patent/DE3751773D1/de
Publication of DE3751773T2 publication Critical patent/DE3751773T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
    • B01J—CHEMICAL OR PHYSICAL PROCESSES, e.g. CATALYSIS OR COLLOID CHEMISTRY; THEIR RELEVANT APPARATUS
    • B01J3/00—Processes of utilising sub-atmospheric or super-atmospheric pressure to effect chemical or physical change of matter; Apparatus therefor
    • B01J3/006—Processes utilising sub-atmospheric pressure; Apparatus therefor
    • F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
    • F04—POSITIVE - DISPLACEMENT MACHINES FOR LIQUIDS; PUMPS FOR LIQUIDS OR ELASTIC FLUIDS
    • F04B—POSITIVE-DISPLACEMENT MACHINES FOR LIQUIDS; PUMPS
    • F04B37/00—Pumps having pertinent characteristics not provided for in, or of interest apart from, groups F04B25/00 - F04B35/00
    • F04B37/10—Pumps having pertinent characteristics not provided for in, or of interest apart from, groups F04B25/00 - F04B35/00 for special use
    • F04B37/14—Pumps having pertinent characteristics not provided for in, or of interest apart from, groups F04B25/00 - F04B35/00 for special use to obtain high vacuum
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/28525—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising semiconducting material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H01L21/76229—Concurrent filling of a plurality of trenches having a different trench shape or dimension, e.g. rectangular and V-shaped trenches, wide and narrow trenches, shallow and deep trenches
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H01L21/76232—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls
    • H01L21/76235—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls trench shape altered by a local oxidation of silicon process step, e.g. trench corner rounding by LOCOS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/20—Resistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Organic Chemistry (AREA)
  • Mechanical Engineering (AREA)
  • General Engineering & Computer Science (AREA)
  • Bipolar Transistors (AREA)
  • Element Separation (AREA)
DE3751773T 1986-12-11 1987-12-10 Modifiziertes isoplanares verfahren mit erhöhter dichte Expired - Fee Related DE3751773T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US94057386A 1986-12-11 1986-12-11
PCT/US1987/003276 WO1988004473A1 (en) 1986-12-11 1987-12-10 Enhanced density modified isoplanar process

Publications (2)

Publication Number Publication Date
DE3751773D1 true DE3751773D1 (de) 1996-05-15
DE3751773T2 DE3751773T2 (de) 1996-11-28

Family

ID=25475076

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3751773T Expired - Fee Related DE3751773T2 (de) 1986-12-11 1987-12-10 Modifiziertes isoplanares verfahren mit erhöhter dichte

Country Status (4)

Country Link
EP (1) EP0332658B1 (de)
JP (1) JP2609313B2 (de)
DE (1) DE3751773T2 (de)
WO (1) WO1988004473A1 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4847672A (en) * 1988-02-29 1989-07-11 Fairchild Semiconductor Corporation Integrated circuit die with resistive substrate isolation of multiple circuits

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3648125A (en) * 1971-02-02 1972-03-07 Fairchild Camera Instr Co Method of fabricating integrated circuits with oxidized isolation and the resulting structure
US4400865A (en) * 1980-07-08 1983-08-30 International Business Machines Corporation Self-aligned metal process for integrated circuit metallization
US4622735A (en) * 1980-12-12 1986-11-18 Tokyo Shibaura Denki Kabushiki Kaisha Method for manufacturing a semiconductor device utilizing self-aligned silicide regions
US4506435A (en) * 1981-07-27 1985-03-26 International Business Machines Corporation Method for forming recessed isolated regions
US4385975A (en) * 1981-12-30 1983-05-31 International Business Machines Corp. Method of forming wide, deep dielectric filled isolation trenches in the surface of a silicon semiconductor substrate
US4545116A (en) * 1983-05-06 1985-10-08 Texas Instruments Incorporated Method of forming a titanium disilicide
US4498227A (en) * 1983-07-05 1985-02-12 Fairchild Camera & Instrument Corporation Wafer fabrication by implanting through protective layer

Also Published As

Publication number Publication date
JP2609313B2 (ja) 1997-05-14
JPH02501872A (ja) 1990-06-21
DE3751773T2 (de) 1996-11-28
EP0332658A4 (en) 1992-07-15
WO1988004473A1 (en) 1988-06-16
EP0332658A1 (de) 1989-09-20
EP0332658B1 (de) 1996-04-10

Similar Documents

Publication Publication Date Title
DE3682526D1 (de) Verfahren zur herstellung wenigstens zweilagiger gegenstaende.
DE3684426D1 (de) Verfahren zur herstellung von photochromen gegenstaenden.
FI843697L (fi) Metod och anordning foer representation av en kurva med jaemn bredd.
DE3863391D1 (de) Verfahren zur heliumanreicherung.
KR850000781A (ko) 패턴 형성 방법
PT88784A (pt) Demodulation method
DE3485202D1 (de) Thermoplastische zusammensetzung und verfahren.
DE3481416D1 (de) Verfahren zur herstellung von thiazolyl-2-sulfenamiden.
DE3680394D1 (de) Verfahren zur herstellung von polyolefinen.
ATA337285A (de) Verfahren zur herstellung von isosilybinfreiem silibinin
TR24216A (tr) Kaliba doekme yoentemi
DE58901598D1 (de) Verfahren zur gewinnung von rohargon.
KR880700343A (ko) 복합곡면 생성방법
DE3483599D1 (de) Verfahren zur herstellung von riboflavin.
DE58901845D1 (de) Verfahren zum festlegen.
KR880700337A (ko) 복합곡면 생성방법
KR880700344A (ko) 복합곡면 생성방법
KR880700336A (ko) 복합곡면 생성방법
DE3679465D1 (de) Verfahren zur herstellung von riboflavin.
DE68903194T2 (de) Verfahren zur partialen oxydation.
KR890700864A (ko) 디지타이징 방법
DE3751773T2 (de) Modifiziertes isoplanares verfahren mit erhöhter dichte
DE3879570T2 (de) Verfahren zur selektiven reduktion von polyhalosilanen mit alkylzinnhydriden.
DE3683373D1 (de) Verfahren zur herstellung emulgierbarer polyethylen-paraffin-mischzubereitungen.
DE3871111D1 (de) Verfahren zur selektiven reduktion von halodisilanen mit alkylzinnhydriden.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee