DE3603319C2 - - Google Patents

Info

Publication number
DE3603319C2
DE3603319C2 DE19863603319 DE3603319A DE3603319C2 DE 3603319 C2 DE3603319 C2 DE 3603319C2 DE 19863603319 DE19863603319 DE 19863603319 DE 3603319 A DE3603319 A DE 3603319A DE 3603319 C2 DE3603319 C2 DE 3603319C2
Authority
DE
Germany
Prior art keywords
memory
address
vector
lines
allocator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE19863603319
Other languages
German (de)
English (en)
Other versions
DE3603319A1 (de
Inventor
Wolfgang Dipl.-Ing. Matthes
Dieter Prof. Dr.Sc.Techn. Ddr 9023 Karl-Marx-Stadt Dd Bochmann
Bernd Dr.Sc.Techn. Ddr 9026 Karl-Marx-Stadt Dd Steinbach
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
VEB KOMBINAT ROBOTRON DDR 8010 DRESDEN DD
Original Assignee
VEB KOMBINAT ROBOTRON DDR 8010 DRESDEN DD
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by VEB KOMBINAT ROBOTRON DDR 8010 DRESDEN DD filed Critical VEB KOMBINAT ROBOTRON DDR 8010 DRESDEN DD
Publication of DE3603319A1 publication Critical patent/DE3603319A1/de
Application granted granted Critical
Publication of DE3603319C2 publication Critical patent/DE3603319C2/de
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors
    • G06F15/8076—Details on data register access
    • G06F15/8084—Special arrangements thereof, e.g. mask or switch

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
DE19863603319 1985-03-25 1986-02-04 Anordnung zur orthogonalisierung von ternaervektorlisten Granted DE3603319A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DD27436685A DD235743A1 (de) 1985-03-25 1985-03-25 Anordnung zur orthogonalisierung von ternaervektorlisten

Publications (2)

Publication Number Publication Date
DE3603319A1 DE3603319A1 (de) 1986-07-10
DE3603319C2 true DE3603319C2 (enEXAMPLES) 1988-09-15

Family

ID=5566221

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19863603319 Granted DE3603319A1 (de) 1985-03-25 1986-02-04 Anordnung zur orthogonalisierung von ternaervektorlisten

Country Status (2)

Country Link
DD (1) DD235743A1 (enEXAMPLES)
DE (1) DE3603319A1 (enEXAMPLES)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4150434A (en) * 1976-05-08 1979-04-17 Tokyo Shibaura Electric Co., Ltd. Matrix arithmetic apparatus
DD235744A1 (de) * 1985-03-25 1986-05-14 Robotron Elektronik Anordnung zur verarbeitung von ternaervektorlisten

Also Published As

Publication number Publication date
DE3603319A1 (de) 1986-07-10
DD235743A1 (de) 1986-05-14

Similar Documents

Publication Publication Date Title
DE2716369C2 (enEXAMPLES)
DE2714805C2 (enEXAMPLES)
DE3586603T2 (de) Datenprozessor fuer interpretierende und kompilierte sprache.
DE1931966C3 (de) Datenverarbeitungsanlage mit Assoziativspeichern
EP0097725B1 (de) Einrichtung im Befehlswerk eines mikroprogrammgesteuerten Prozessors zur direkten hardwaregesteuerten Ausführung bestimmter Instruktionen
DE1549523B2 (de) Datenverarbeitungsanlage
DE2907181A1 (de) Befehlssatz-modifizierregister fuer einen datenprozessor
DE1499722B1 (de) Einrichtung zur modifizierung von informationswoertern
DE2555963A1 (de) Einrichtung zur funktionsmodifizierung
DE2322674A1 (de) Mikroprogramm-steuereinrichtung
DE68929080T2 (de) Anordnung zum Speichern von Informationen für einen Datenanbieterprozessor
DE2339636A1 (de) Programmsteuereinrichtung
DE3114921C2 (de) Mikroprogramm-Speicheranordnung
EP0010185A1 (de) Virtuell-Adressiervorrichtung für einen Computer
DE2164793A1 (de) Verfahren und Datenverarbeitungsanlage zur Steuerung einer Vielzahl von Eingabe/ Ausgabe-Einheiten mittels eine Zentraleinheit
DE2533737A1 (de) Datenprozessor
DE2548720C2 (de) Mikroprogramm-Steuerwerk
DE2725614C2 (enEXAMPLES)
DE2906685C2 (enEXAMPLES)
DE2948442C2 (de) Digitalrechenanlage
DE2245284A1 (de) Datenverarbeitungsanlage
DE3410497A1 (de) Rechneranordnung
CH632349A5 (de) Einrichtung zur mikrobefehlssteuerung.
DE3603319C2 (enEXAMPLES)
DE3687739T2 (de) Speicheranordnung mit mehrfachem lese-schreibzugriff.

Legal Events

Date Code Title Description
OAV Applicant agreed to the publication of the unexamined application as to paragraph 31 lit. 2 z1
OP8 Request for examination as to paragraph 44 patent law
D2 Grant after examination
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee