DE3372026D1 - Mechanism for creating dependency free code for multiple processing elements - Google Patents

Mechanism for creating dependency free code for multiple processing elements

Info

Publication number
DE3372026D1
DE3372026D1 DE8383303263T DE3372026T DE3372026D1 DE 3372026 D1 DE3372026 D1 DE 3372026D1 DE 8383303263 T DE8383303263 T DE 8383303263T DE 3372026 T DE3372026 T DE 3372026T DE 3372026 D1 DE3372026 D1 DE 3372026D1
Authority
DE
Germany
Prior art keywords
processing elements
multiple processing
free code
creating dependency
dependency free
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE8383303263T
Other languages
English (en)
Inventor
Alfred John Desantis
Joseph Siegfried Schibinger
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unisys Corp
Original Assignee
Burroughs Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Burroughs Corp filed Critical Burroughs Corp
Application granted granted Critical
Publication of DE3372026D1 publication Critical patent/DE3372026D1/de
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
    • G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
DE8383303263T 1982-06-08 1983-06-07 Mechanism for creating dependency free code for multiple processing elements Expired DE3372026D1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/386,339 US4468736A (en) 1982-06-08 1982-06-08 Mechanism for creating dependency free code for multiple processing elements

Publications (1)

Publication Number Publication Date
DE3372026D1 true DE3372026D1 (en) 1987-07-16

Family

ID=23525184

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8383303263T Expired DE3372026D1 (en) 1982-06-08 1983-06-07 Mechanism for creating dependency free code for multiple processing elements

Country Status (5)

Country Link
US (1) US4468736A (de)
EP (1) EP0096576B1 (de)
CA (1) CA1186064A (de)
DE (1) DE3372026D1 (de)
WO (1) WO1983004444A1 (de)

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4809171A (en) * 1984-06-20 1989-02-28 Convex Computer Corporation Concurrent processing of data operands
US4783736A (en) * 1985-07-22 1988-11-08 Alliant Computer Systems Corporation Digital computer with multisection cache
US4794521A (en) * 1985-07-22 1988-12-27 Alliant Computer Systems Corporation Digital computer with cache capable of concurrently handling multiple accesses from parallel processors
US5021945A (en) * 1985-10-31 1991-06-04 Mcc Development, Ltd. Parallel processor system for processing natural concurrencies and method therefor
US4847755A (en) * 1985-10-31 1989-07-11 Mcc Development, Ltd. Parallel processing method and apparatus for increasing processing throughout by parallel processing low level instructions having natural concurrencies
US5249275A (en) * 1986-04-21 1993-09-28 Texas Instruments Incorporated Apparatus and method enabling a compiled program to exactly recreate its source code
US4774657A (en) * 1986-06-06 1988-09-27 International Business Machines Corporation Index key range estimator
US4825360A (en) * 1986-07-30 1989-04-25 Symbolics, Inc. System and method for parallel processing with mostly functional languages
JPH0814817B2 (ja) * 1986-10-09 1996-02-14 株式会社日立製作所 自動ベクトル化方法
US4980824A (en) * 1986-10-29 1990-12-25 United Technologies Corporation Event driven executive
US5127104A (en) * 1986-12-29 1992-06-30 Dataflow Computer Corporation Method and product involving translation and execution of programs by automatic partitioning and data structure allocation
US4965724A (en) * 1987-03-05 1990-10-23 Oki Electric Industry Co., Ltd. Compiler system using reordering of microoperations to eliminate interlocked instructions for pipelined processing of assembler source program
US5157600A (en) * 1987-04-28 1992-10-20 Moisey Lerner System for numerical description of computer program logic
US4833641A (en) * 1987-04-28 1989-05-23 Moisey Lerner System for numerical description of computer program logic
JP3053092B2 (ja) * 1987-06-05 2000-06-19 株式会社日立製作所 並列化コンパイル方法
US5121498A (en) * 1988-05-11 1992-06-09 Massachusetts Institute Of Technology Translator for translating source code for selective unrolling of loops in the source code
US5088048A (en) * 1988-06-10 1992-02-11 Xerox Corporation Massively parallel propositional reasoning
CA1319757C (en) * 1988-07-29 1993-06-29 Digital Equipment Corporation Echelon method for execution of nested loops in multiple processor computers
EP0353819B1 (de) * 1988-08-02 1997-04-09 Koninklijke Philips Electronics N.V. Verfahren und Vorrichtung für die Synchronisierung von parallelen Prozessoren unter Verwendung einer unscharf definierten Sperre
US5101341A (en) * 1988-08-25 1992-03-31 Edgcore Technology, Inc. Pipelined system for reducing instruction access time by accumulating predecoded instruction bits a FIFO
US5131086A (en) * 1988-08-25 1992-07-14 Edgcore Technology, Inc. Method and system for executing pipelined three operand construct
US5134705A (en) * 1988-10-21 1992-07-28 Unisys Corporation System and method for concurrency simulation
US4920487A (en) * 1988-12-12 1990-04-24 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Method of up-front load balancing for local memory parallel processors
DE69030931T2 (de) * 1989-04-24 1998-01-15 Ibm Mehrfachsequenzprozessorsystem
WO1991004536A1 (en) * 1989-09-20 1991-04-04 Dolphin Server Technology A/S Instruction cache architecture for parallel issuing of multiple instructions
US5506974A (en) * 1990-03-23 1996-04-09 Unisys Corporation Method and means for concatenating multiple instructions
US5280615A (en) * 1990-03-23 1994-01-18 Unisys Corporation Out of order job processing method and apparatus
US5655096A (en) * 1990-10-12 1997-08-05 Branigin; Michael H. Method and apparatus for dynamic scheduling of instructions to ensure sequentially coherent data in a processor employing out-of-order execution
US5247675A (en) * 1991-08-09 1993-09-21 International Business Machines Corporation Preemptive and non-preemptive scheduling and execution of program threads in a multitasking operating system
US5432941A (en) * 1992-10-13 1995-07-11 Microsoft Corporation Method and system for dynamically configuring a software system using configuration groups
US5590356A (en) * 1994-08-23 1996-12-31 Massachusetts Institute Of Technology Mesh parallel computer architecture apparatus and associated methods
US5787439A (en) * 1996-12-13 1998-07-28 Novell, Inc. Method and system for maintaining a preferred sequence for accessing a plurality of objects
US6230183B1 (en) 1998-03-11 2001-05-08 International Business Machines Corporation Method and apparatus for controlling the number of servers in a multisystem cluster
CA2449953A1 (en) * 2001-08-29 2003-03-06 Psinaptic Inc. Distributed networking system for resource-constrained computing devices
US20040039772A1 (en) * 2002-04-25 2004-02-26 De Miguel Angel Boveda Methods and arrangements in a telecommunication network
US7827216B1 (en) * 2003-07-23 2010-11-02 Novell, Inc. Method for coordinating relationships between multiple physical entities
JP2007226398A (ja) * 2006-02-22 2007-09-06 Hitachi Ltd データベース接続管理方法及び計算機システム
US7971187B2 (en) * 2006-04-24 2011-06-28 Microsoft Corporation Configurable software stack
US10838714B2 (en) 2006-04-24 2020-11-17 Servicenow, Inc. Applying packages to configure software stacks
US20080028044A1 (en) * 2006-07-26 2008-01-31 Intellidyne, L.L.C. System and method for file transfer
GB2569270B (en) * 2017-10-20 2020-02-19 Graphcore Ltd Parallel computing

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3319226A (en) * 1962-11-30 1967-05-09 Burroughs Corp Data processor module for a modular data processing system for operation with a time-shared memory in the simultaneous execution of multi-tasks and multi-programs
US3419849A (en) * 1962-11-30 1968-12-31 Burroughs Corp Modular computer system
FR1474718A (fr) * 1965-04-14 1967-03-31 Westinghouse Freins & Signaux Procédé et dispositif de coordination d'informations binaires en vue de la transmission d'ordres de commande
US3411139A (en) * 1965-11-26 1968-11-12 Burroughs Corp Modular multi-computing data processing system
US3983539A (en) * 1969-05-19 1976-09-28 Burroughs Corporation Polymorphic programmable units employing plural levels of sub-instruction sets
US3614745A (en) * 1969-09-15 1971-10-19 Ibm Apparatus and method in a multiple operand stream computing system for identifying the specification of multitasks situations and controlling the execution thereof
US3913070A (en) * 1973-02-20 1975-10-14 Memorex Corp Multi-processor data processing system

Also Published As

Publication number Publication date
EP0096576B1 (de) 1987-06-10
CA1186064A (en) 1985-04-23
EP0096576A3 (en) 1985-04-24
WO1983004444A1 (en) 1983-12-22
EP0096576A2 (de) 1983-12-21
US4468736A (en) 1984-08-28

Similar Documents

Publication Publication Date Title
DE3372026D1 (en) Mechanism for creating dependency free code for multiple processing elements
DE3374460D1 (en) Concurrent processing elements for using dependency free code
GB8325228D0 (en) Locking mechanism
GB8322092D0 (en) Developer
GB8306602D0 (en) Code changing for lock system
DE3369800D1 (en) Grating spectrometer
DE3371499D1 (en) Scale preventing method
DE3369798D1 (en) Monochromator
GB8312593D0 (en) Code bar
GB2133208B (en) X-ray sources
GB2119766B (en) Imtermittent feed mechanism
GB8302641D0 (en) Developer
GB8304957D0 (en) Locking mechanism
GB2128377B (en) Clock mechanism
GB8325799D0 (en) Inhibiting scale
GB8330191D0 (en) Feed mechanism
GB2148032B (en) Code detector
DE3274446D1 (en) Pusher mechanism
GB8325785D0 (en) Indexing mechanism
DE3364566D1 (en) Latch mechanism
GB8331089D0 (en) Valve-actuating mechanism
GB8302804D0 (en) Locking mechanism
GB2119640B (en) Seat slide mechanism
GB8331444D0 (en) Feed mechanism
GB8408579D0 (en) Singulation mechanism

Legal Events

Date Code Title Description
8380 Miscellaneous part iii

Free format text: DER PATENTINHABER LAUTET RICHTIG: UNISYS CORP., DETROIT, MICH., US

8328 Change in the person/name/address of the agent

Free format text: EISENFUEHR, G., DIPL.-ING. SPEISER, D., DIPL.-ING. RABUS, W., DR.-ING. BRUEGGE, J., DIPL.-ING., PAT.-ANW., 2800 BREMEN

8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee