DE3364915D1 - Integrated logic circuit conceived in a manner such as to simplify its implantation on a substrate - Google Patents
Integrated logic circuit conceived in a manner such as to simplify its implantation on a substrateInfo
- Publication number
- DE3364915D1 DE3364915D1 DE8383401017T DE3364915T DE3364915D1 DE 3364915 D1 DE3364915 D1 DE 3364915D1 DE 8383401017 T DE8383401017 T DE 8383401017T DE 3364915 T DE3364915 T DE 3364915T DE 3364915 D1 DE3364915 D1 DE 3364915D1
- Authority
- DE
- Germany
- Prior art keywords
- implantation
- simplify
- substrate
- manner
- logic circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
- H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B20/00—Read-only memory [ROM] devices
Landscapes
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR8209052A FR2527868A1 (fr) | 1982-05-25 | 1982-05-25 | Circuit integre logique concu de maniere a simplifier son implantation sur un substrat |
Publications (1)
Publication Number | Publication Date |
---|---|
DE3364915D1 true DE3364915D1 (en) | 1986-09-04 |
Family
ID=9274297
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE8383401017T Expired DE3364915D1 (en) | 1982-05-25 | 1983-05-20 | Integrated logic circuit conceived in a manner such as to simplify its implantation on a substrate |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP0095418B1 (de) |
DE (1) | DE3364915D1 (de) |
FR (1) | FR2527868A1 (de) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4880754A (en) * | 1987-07-06 | 1989-11-14 | International Business Machines Corp. | Method for providing engineering changes to LSI PLAs |
TW250580B (en) * | 1994-08-16 | 1995-07-01 | Holtek Microelectronics Inc | Layout method |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4140967A (en) * | 1977-06-24 | 1979-02-20 | International Business Machines Corporation | Merged array PLA device, circuit, fabrication method and testing technique |
-
1982
- 1982-05-25 FR FR8209052A patent/FR2527868A1/fr not_active Withdrawn
-
1983
- 1983-05-20 EP EP83401017A patent/EP0095418B1/de not_active Expired
- 1983-05-20 DE DE8383401017T patent/DE3364915D1/de not_active Expired
Also Published As
Publication number | Publication date |
---|---|
FR2527868A1 (fr) | 1983-12-02 |
EP0095418A1 (de) | 1983-11-30 |
EP0095418B1 (de) | 1986-07-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB2080585B (en) | Semiconductor integrated circuit with reduced power consumption | |
DE3370722D1 (en) | A link structure selectively activable to create a conducting link in an integrated circuit | |
GB2156616B (en) | A semiconductor integrated circuit | |
GB8311223D0 (en) | Integrated logic circuit | |
GB8412674D0 (en) | Integrated circuit chip carrier | |
GB2125646B (en) | Ecl synchronous logic circuit | |
GB2135148B (en) | A semiconductor integrated circuit | |
JPS5521195A (en) | Integrated circuit module | |
EP0101896A3 (en) | Mos logic circuit | |
EP0181059A3 (en) | Semiconductor integrated circuit for clock distribution | |
GB2088629B (en) | Improvements in semiconductor integrated circuit devices | |
DE3574438D1 (en) | A semiconductor logic circuit | |
DE3467068D1 (en) | Complementary logic integrated circuit | |
GB2130830B (en) | High-speed logic circuit | |
GB2082864B (en) | Clocked logic circuit | |
GB8327181D0 (en) | Integrated power on reset (por) circuit | |
DE3374368D1 (en) | Complementary logic circuit | |
DE3364915D1 (en) | Integrated logic circuit conceived in a manner such as to simplify its implantation on a substrate | |
SG103191G (en) | Integrated logic circuit | |
DE3380891D1 (en) | Semiconductor integrated circuit | |
GB2149581B (en) | Mounted integrated circuit chip carrier | |
GB2030810B (en) | Integrated injection logic circuit | |
GB2167916B (en) | Direct coupled semiconductor logic circuits | |
GB8310669D0 (en) | Semiconductor integrated circuit structure | |
DE3380195D1 (en) | High-speed complementary semiconductor integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |