DE3214807C1 - Process for producing etched printed circuit boards - Google Patents

Process for producing etched printed circuit boards

Info

Publication number
DE3214807C1
DE3214807C1 DE19823214807 DE3214807A DE3214807C1 DE 3214807 C1 DE3214807 C1 DE 3214807C1 DE 19823214807 DE19823214807 DE 19823214807 DE 3214807 A DE3214807 A DE 3214807A DE 3214807 C1 DE3214807 C1 DE 3214807C1
Authority
DE
Germany
Prior art keywords
screen printing
printed
solder
solder mask
circuit boards
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE19823214807
Other languages
German (de)
Inventor
Anton-Dan Dipl-Ing Tamasie
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Priority to DE19823214807 priority Critical patent/DE3214807C1/en
Application granted granted Critical
Publication of DE3214807C1 publication Critical patent/DE3214807C1/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/28Applying non-metallic protective coatings
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01Dielectrics
    • H05K2201/0137Materials
    • H05K2201/0166Polymeric layer used for special processing, e.g. resist for etching insulating material or photoresist used as a mask during plasma etching
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/04Soldering or other types of metallurgic bonding
    • H05K2203/044Solder dip coating, i.e. coating printed conductors, e.g. pads by dipping in molten solder or by wave soldering
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/05Patterning and lithography; Masks; Details of resist
    • H05K2203/0562Details of resist
    • H05K2203/0571Dual purpose resist, e.g. etch resist used as solder resist, solder resist used as plating resist
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/05Patterning and lithography; Masks; Details of resist
    • H05K2203/0562Details of resist
    • H05K2203/0574Stacked resist layers used for different processes
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/05Patterning and lithography; Masks; Details of resist
    • H05K2203/0562Details of resist
    • H05K2203/0585Second resist used as mask for selective stripping of first resist
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/02Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • H05K3/061Etching masks
    • H05K3/064Photoresists
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457Solder materials or compositions; Methods of application thereof
    • H05K3/3468Applying molten solder
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42Plated through-holes or plated via connections
    • H05K3/425Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern
    • H05K3/427Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern initial plating of through-holes in metal-clad substrates

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Non-Metallic Protective Coatings For Printed Circuits (AREA)
  • Manufacturing Of Printed Wiring (AREA)

Abstract

In a process for producing etched printed circuit boards, the regions of the conductor pattern which are not to be soldered are masked with solder resist by the screen printing method. It is difficult to keep the copper surface of the lands clean. To eliminate this disadvantage, the invention provides for the solder resist to be printed on and dried immediately after etching the conductor pattern and for the printed circuit board to be delaminated from the residual photofilm only thereafter. The process according to the invention can advantageously be used in the production of printed circuit boards of the abovementioned category.

Description

Das Verfahren nach der Erfindung läuft wie folgt ab: 1. Bohren 2. Durchkontaktieren 3. Fotofolie beschichten 4. Fotofolie belichten 5. Fotofolie entwickeln 6. Ätzen des Leiterbildes 7. Lötstopplack drucken einseitig oder beidseitig 8. Lötstopplack trocknen 9. Entschichten (Restfotofolie) 10. Chemisch reinigen 11. Heiß verzinnen. The method according to the invention proceeds as follows: 1. Drilling 2. Through-hole plating 3. Coat photo film 4. Expose photo film 5. Develop photo film 6. Etching of the conductor pattern 7. Solder mask print on one or both sides 8. Solder mask drying 9. stripping (remaining photo film) 10. dry-cleaning 11. hot tin-plating.

Claims (1)

Patentanspruch: Verfahren für die Herstellung von geätzten Leiterplatten, unter Verwendung von Fotofolien, wobei die nicht zu lötenden Leiterbildbereiche im Siebdruckverfahren mit Lötstopplack abgedeckt werden, dadurch gekennzeichnet, daß der Lötstopplack unmittelbar nach dem Ätzen des Leiterbildes aufgedruckt und getrocknet wird, und daß erst danach die Leiterplatten von der Restfotofolie entschichtet werden. Die Erfindung betrifft ein Verfahren für die Herstellung von geätzten Leiterplatten unter Verwendung von Fotofolien, wobei die nicht zu lötenden Leiterbildbereiche im Siebdruckverfahren mit Lötstopplack abgedeckt werden. Bestückte Leiterplatten werden im Schwall oder Schlepplötbad gelötet. Deshalb kommen hierfür Epoxidharzlacke in 2-Komponenten-Ausführung zum Einsatz. (Lötstoppabdeckung), die die Abschirmung der nicht zu lötenden Leiterbildbereiche übernehmen, um Sn-Brükken und Lotperlen zu vermeiden. Der 2-Komponentenlack wird im Siebdruckverfahren aufgebracht und dann im Ofen getrocknet. Die Qualität der Leiterplatten mit Cu-Oberfläche ist wesentlich von einer sauberen und genauen Arbeit beim Siebdrucken abhängig. Das übliche Leiterplatten-Herstellverfahren läuft wie folgt ab.Claim: Process for the production of etched printed circuit boards, using photo foils, the areas of the pattern not to be soldered being covered with solder mask in the screen printing process, characterized in that the solder mask is printed on and dried immediately after the etching of the pattern, and only after that the Circuit boards are stripped of the remaining photo film. The invention relates to a method for the production of etched printed circuit boards using photographic foils, the printed circuit image areas not to be soldered being covered with solder mask using the screen printing method. Assembled circuit boards are soldered in a surge or drag solder bath. This is why 2-component epoxy resin paints are used for this. (Solder stop cover), which shield the conductive pattern areas that are not to be soldered in order to avoid Sn bridges and solder balls. The 2-component paint is applied using a screen printing process and then dried in the oven. The quality of printed circuit boards with a Cu surface is essentially dependent on clean and precise work during screen printing. The usual circuit board manufacturing process is as follows. 1. Bohren 2. Durchkontaktieren 3. Fotofolie beschichten 4. Fotofolie belichten 5. Fotofolie entwickeln 6. Ätzen des Leiterbildes 7. t Foiofolie entschichten 8. Lötstopplack drucken einseitig, beidseitig (Lötau. 1. Drilling 2. Through-hole plating 3. Coating photo foil 4. Photo foil exposure 5. Develop photo film 6. Etch the conductive pattern 7. Remove the film from the film 8. Solder mask printing on one side, on both sides (Lötau. gen bleiben frei von Lack) 9. Lötstopplack trocknen einseitig, beidseitig 10. Bürsten 11. Chemische Reinigung 12. Heißverzinnen Die Nachteile dieses Verfahrens sind folgende: In der Siebdrucktechnik ist es schwierig, die Cu-Oberfläche der Lötaugen sauber zu halten. Es kommt immer wieder vor, daß entweder die Lötaugen mit Lackschleiern abgedeckt werden oder der Lack mit Versatz gedruckt wird. Die Folgen sind Nacharbeit und Ausschuß. conditions remain free of varnish) 9. Solder mask dry on one side, on both sides 10. Brushing 11. Dry cleaning 12. Hot tinning The disadvantages of this process are as follows: In the screen printing technique it is difficult to solder the Cu surface to keep clean. It happens again and again that either the soldering eyes with lacquer veils be covered or the varnish is printed with an offset. The consequences are rework and scrap. Da die Lötaugen von Lack frei bleiben, oxidieren sie während des Trocknungsprozesses, so daß das Oxid vor dem Heißverzinnen durch Bürsten wieder entfernt werden muß. Since the soldering eyes remain free of lacquer, they oxidize during the Drying process so that the oxide before hot tinning by brushing again must be removed. Trotz dieser Nachteile ist die Siebdrucktechnik das billigste Verfahren, vorausgesetzt, daß sich Nacharbeit und Ausschußquote in gewissen Grenzen halten. Despite these disadvantages, the screen printing technique is the cheapest method, provided that rework and reject rates are kept within certain limits. Bis jetzt wurden diese Probleme der Siebdrucktech nik nicht gelöst, sondern das Siebdruckverfahren selbst wurde durch andere wesentlich teurere Verfahren ersetzt, wie z. B. durch Aufbringen einer zweiten Fotolackschicht oder einer zweiten Fotofolie, die dann anschließend mit einer Maske belichtet wurde um so eine effektive Lötstoppschicht auf den nicht zu lötenden Teilen der gedruckten Leiter zu erhalten. So far, these screen printing problems have not been solved, but the screen printing process itself was replaced by other much more expensive processes replaced, such as B. by applying a second photoresist layer or a second photographic film, which was then subsequently exposed with a mask to create an effective solder-stop layer on the parts of the printed conductor that do not need to be soldered. Aus der deutschen Patentschrift 23 42 407 ist es außerdem bekannt, Ätzschutzschichten zur Herstellung des Leiterbahnbildes auch nach dem Ätzen auf diesen zu belassen. Bei diesem Verfahren für gedruckte Mehrlagenschaltungen wird bei der Herstellung der äußeren Lagen der Fotoresistlack wieder entfernt und anschließend die Tauchverzinnung durchgeführt. Über das Aufbringen einer Lötstoppschicht ist dieser Patentschrift jedoch nichts zu entnehmen. From the German patent specification 23 42 407 it is also known Etch protection layers for producing the conductor track image even after the etching to leave this one. In this process for printed multilayer circuits During the production of the outer layers, the photoresist is removed again and then the dip tinning carried out. About applying a solder mask is However, nothing can be found in this patent specification. Aufgabe der vorliegenden Erfindung ist es, ein Verfahren anzugeben, durch die die vorstehend genannten Nachteile des Aufbringens von Lötstopplack auf das Leiterbild geätzer Leiterplatten weitgehend beseitigt werden. The object of the present invention is to provide a method due to the disadvantages of applying solder mask mentioned above the conductor pattern of etched circuit boards can be largely eliminated. Zur lösung dieser Aufgabe wird gemäß der Erfindung derart verfahren, daß der Lötstopplack unmittelbar nach dem Ätzen des Leiterbildes aufgedruckt und getrocknet wird, und daß erst danach die Leiterplatten von der Restfotofolie entschichtet werden. To solve this problem, according to the invention, the procedure is as follows: that the solder mask is printed and immediately after the etching of the conductor pattern is dried, and that only then is the circuit board stripped of the remaining photo film will. Durch diese Maßnahmen erhält man den Vorteil, daß die Lötaugen während des Siebdruckprozesses mit Fotofolie abgedeckt sind. Dadurch erhält man folgende weitere Vorteile: Wenn der Lack ohne Versatz gedruckt wird, aber die Viskosität des Lackes zu niedrig oder die Lackschicht zu dicht ist, kann der Lack nicht mehr auf die Lötaugen fließen, weil die Lötaugen höher sind. These measures have the advantage that the soldering eyes during of the screen printing process are covered with photo film. This gives the following further advantages: If the varnish is printed without offset, but the viscosity the paint is too low or the paint layer is too dense, the paint can no longer flow on the pads because the pads are higher. Wird der Lack mit Versatz gedruckt, so kann er -dank der Fotofolie - im Gegensatz zu der von Bürstenspuren durchgezogenen Cu-Oberfläche - nicht auf die Lötaugen weiterfließen. If the varnish is printed with an offset, it can - thanks to the photo film - in contrast to the Cu surface, which is drawn through by brush marks, does not appear the solder eyes continue to flow. Geschützt durch die Fotofolie werden die Lötaugen während des Trocknungsprozesses nicht mehr oxidiert, was den Bürst-Schritt überflüssig macht. The soldering eyes are protected by the photo film during the drying process no longer oxidizes, which makes the brushing step superfluous. Die Papierzwischendrucke während des Siebdruckprozesses werden fast vollständig reduziert, so daß der Lack und Papierverbrauch deutlich sinken. The paper intermediate prints during the screen printing process become almost completely reduced, so that the paint and paper consumption are significantly reduced. Da eine große Menge Fotofolie unter dem Lack bleibt, wird der Verbrauch an Entschichtungslösung herabgesetzt. Since a large amount of photo film remains under the varnish, the consumption increases reduced in stripping solution. Wesentliche Senkung der Ausschußquote und Nacharbeit, die von Lötstopplack in den Bohrungen und dem Lötstopplackschleier verursacht werden. Substantial reduction in the reject rate and reworking that of solder mask in the holes and the solder mask. Die oben genannten Vorteile bringen eine Reduzierung der Herstellungskosten, vergrößern die Sicherheit des Siebdruckverfahrens und erhöhen die Qualität der Leiterplatten-Oberfläche. The advantages mentioned above bring a reduction in manufacturing costs, increase the safety of the screen printing process and increase the quality of the printed circuit board surface.
DE19823214807 1982-04-21 1982-04-21 Process for producing etched printed circuit boards Expired DE3214807C1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
DE19823214807 DE3214807C1 (en) 1982-04-21 1982-04-21 Process for producing etched printed circuit boards

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19823214807 DE3214807C1 (en) 1982-04-21 1982-04-21 Process for producing etched printed circuit boards

Publications (1)

Publication Number Publication Date
DE3214807C1 true DE3214807C1 (en) 1983-10-06

Family

ID=6161534

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19823214807 Expired DE3214807C1 (en) 1982-04-21 1982-04-21 Process for producing etched printed circuit boards

Country Status (1)

Country Link
DE (1) DE3214807C1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0246434A2 (en) * 1986-05-20 1987-11-25 International Business Machines Corporation Process for treating reinforced polymer composite
EP0252399A2 (en) * 1986-07-09 1988-01-13 Deutsche Telephonwerke und Kabelindustrie Aktiengesellschaft Method of making printed circuit boards with copper surfaces
EP0294325A2 (en) * 1987-05-30 1988-12-07 Ciba-Geigy Ag Process of making a metallic pattern
EP0360744A2 (en) * 1988-09-21 1990-03-28 Ciba-Geigy Ag Process for making electrically conductive patterns
WO1994026081A1 (en) * 1993-04-26 1994-11-10 P.A.C. Di Bezzetto Sandro & C.S.N.C. Process for producing printed circuit boards
WO2002056652A2 (en) * 2001-01-13 2002-07-18 Conti Temic Microelectronic Gmbh Method for the production of an electronic component

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2342407C3 (en) * 1972-08-25 1981-10-29 CIBA-GEIGY AG, 4002 Basel Process for the production of printed multilayer circuits

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2342407C3 (en) * 1972-08-25 1981-10-29 CIBA-GEIGY AG, 4002 Basel Process for the production of printed multilayer circuits

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0246434A2 (en) * 1986-05-20 1987-11-25 International Business Machines Corporation Process for treating reinforced polymer composite
EP0246434A3 (en) * 1986-05-20 1990-01-10 International Business Machines Corporation Process for treating reinforced polymer composite
EP0252399A2 (en) * 1986-07-09 1988-01-13 Deutsche Telephonwerke und Kabelindustrie Aktiengesellschaft Method of making printed circuit boards with copper surfaces
EP0252399A3 (en) * 1986-07-09 1989-06-28 Deutsche Telephonwerke und Kabelindustrie Aktiengesellschaft Method of making printed circuit boards with copper surfaces
EP0294325A2 (en) * 1987-05-30 1988-12-07 Ciba-Geigy Ag Process of making a metallic pattern
EP0294325A3 (en) * 1987-05-30 1990-02-07 Ciba-Geigy Ag Process of making a metallic pattern
EP0360744A2 (en) * 1988-09-21 1990-03-28 Ciba-Geigy Ag Process for making electrically conductive patterns
EP0360744A3 (en) * 1988-09-21 1990-07-11 Ciba-Geigy Ag Process for making electrically conductive patterns
WO1994026081A1 (en) * 1993-04-26 1994-11-10 P.A.C. Di Bezzetto Sandro & C.S.N.C. Process for producing printed circuit boards
WO2002056652A2 (en) * 2001-01-13 2002-07-18 Conti Temic Microelectronic Gmbh Method for the production of an electronic component
WO2002056652A3 (en) * 2001-01-13 2002-10-24 Conti Temic Microelectronic Method for the production of an electronic component

Similar Documents

Publication Publication Date Title
DE2856954C2 (en)
DE2847356A1 (en) SUBSTRATE FOR A PRINTED CIRCUIT WITH RESISTANCE ELEMENTS
DE2652428A1 (en) METHOD FOR PRODUCING PRINTED CIRCUITS OR CIRCUIT BOARDS
DE3108080A1 (en) Method for fabricating a printed circuit
DE3214807C1 (en) Process for producing etched printed circuit boards
DE1765509B1 (en) METHOD OF MANUFACTURING A CIRCUIT BOARD
DE3013667A1 (en) CIRCUIT BOARD AND METHOD FOR THE PRODUCTION THEREOF
EP0639043A1 (en) Process for manufacturing plated through-hole printed circuit boards having very small solder lands
CH659753A5 (en) METHOD AND DEVICE FOR PRODUCING CIRCUIT BOARDS.
DE2400665C3 (en) Process for producing a solder-repellent protection on printed circuit boards with through holes
EP0127794A2 (en) Method of making printed-circuit boards
DE3728337C2 (en)
EP0355194B1 (en) Process for producing bonded-through printed-circuit boards having very little or no solder edges around the through-bonding holes
EP0370133A1 (en) Process for producing printed-circuit boards
DE2541280A1 (en) PROCESS FOR PRODUCING A PRINTED WIRING WITH SOLDER-REPELLENT SUB-AREAS
DE4239328C2 (en) Process for the production of plated-through circuit boards with very small or no pads
DE3623505C2 (en)
DE2209178A1 (en) PROCESS FOR MANUFACTURING CIRCUIT BOARDS WITH TINNED SOLDERING EYES AND HOLE WALLS
DE3319351C2 (en) Process for the production of printed circuit boards with gold-plated contact fingers
DE3412502A1 (en) Method for producing printed-circuit boards
DE1615853A1 (en) Process for the production of printed circuits
EP0599121B1 (en) Process for producing plated through-hole printed circuit boards having very small solder lands or no solder lands
EP0234553A2 (en) Process of laminating fotofoils on circuit boards
DE3110528A1 (en) METHOD FOR PRODUCING PRINTED CIRCUITS
DE19820345C2 (en) Process for the selective galvanic application of solder deposits on printed circuit boards

Legal Events

Date Code Title Description
8100 Publication of the examined application without publication of unexamined application
D1 Grant (no unexamined application published) patent law 81
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee