DE3150337C1 - Process for producing a substrate coated with a protective layer - Google Patents
Process for producing a substrate coated with a protective layerInfo
- Publication number
- DE3150337C1 DE3150337C1 DE19813150337 DE3150337A DE3150337C1 DE 3150337 C1 DE3150337 C1 DE 3150337C1 DE 19813150337 DE19813150337 DE 19813150337 DE 3150337 A DE3150337 A DE 3150337A DE 3150337 C1 DE3150337 C1 DE 3150337C1
- Authority
- DE
- Germany
- Prior art keywords
- substrate
- siloxane
- protective layer
- solution
- siloxanes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
- H05K3/285—Permanent coating compositions
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/07—Electric details
- H05K2201/0753—Insulation
- H05K2201/0769—Anti metal-migration, e.g. avoiding tin whisker growth
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/09872—Insulating conformal coating
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Non-Metallic Protective Coatings For Printed Circuits (AREA)
Abstract
Description
Werden Hybridschaltungen, bei diesen handelt es sich um Schaltungen, die vorzugsweise auf einem Keramiksubstrat mit Hilfe einer Dickschicht- oder Dünnfilmtechnologie ausgebildet und durch einige diskrete Bauelemente (Kondensatoren, Halbleiterchips) ergänzt sind, z. B. zum Schutz vor mechanischen Einwirkungen über der Siloxan-Schutzschicht zusätzlich mit einem Silikon- und/oder Epoxidharzmantel umgeben, so kann vorteilhaft das Kondensieren der Imprägnierung mit dem Aushärten des Harzmantels verbunden werden. Are hybrid circuits, these are circuits, preferably on a ceramic substrate using thick film or thin film technology formed and by some discrete components (capacitors, semiconductor chips) are supplemented, e.g. B. to protect against mechanical effects over the siloxane protective layer additionally with a Surrounded by silicone and / or epoxy resin sheath, the condensation of the impregnation with the hardening of the resin jacket can thus be advantageous get connected.
Beim Aushärten des Harzmantels bilden sich nahezu unvermeidlich zumindest an einigen Stellen Kapillarspalten zwischen dem Substrat und der Harzumhüllung aus bzw. es werden von vornherein kleine Hohlräume, z. B. unter den zusätzlich angeordneten Bauelementen, nicht vollständig von Harz ausgefüllt In einem solchen Fall verhindert die Siloxan-Schutzschicht wirksam eine Reaktion des in diesen kleinen Hohlräumen kondensierten Wasserdampfes mit den Metallen der Anschluß- und Kontaktflächen bzw. der Leiterbahnen des Substrats und der auf diesem angeordneten Bauelemente.When the resin jacket hardens, at least it is almost inevitable capillary gaps in some places between the substrate and the resin coating or there are small cavities from the outset, z. B. under the additionally arranged Components, not completely filled with resin In such a case prevented The siloxane protective layer effectively reacts in these small voids condensed water vapor with the metals of the connection and contact surfaces or the conductor tracks of the substrate and the components arranged on it.
- Leerseite -- blank page -
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19813150337 DE3150337C1 (en) | 1981-01-26 | 1981-12-18 | Process for producing a substrate coated with a protective layer |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19813102482 DE3102482C2 (en) | 1981-01-26 | 1981-01-26 | Process for the manufacture of a ceramic substrate coated with a protective layer |
DE19813150337 DE3150337C1 (en) | 1981-01-26 | 1981-12-18 | Process for producing a substrate coated with a protective layer |
Publications (1)
Publication Number | Publication Date |
---|---|
DE3150337C1 true DE3150337C1 (en) | 1982-11-04 |
Family
ID=25790795
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE19813150337 Expired DE3150337C1 (en) | 1981-01-26 | 1981-12-18 | Process for producing a substrate coated with a protective layer |
Country Status (1)
Country | Link |
---|---|
DE (1) | DE3150337C1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0548996A3 (en) * | 1991-12-27 | 1994-08-24 | Matsushita Electric Ind Co Ltd | A film capacitor and method for manufacturing the same |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3693252A (en) * | 1969-08-21 | 1972-09-26 | Globe Union Inc | A method of providing environmental protection for electrical circuit assemblies |
-
1981
- 1981-12-18 DE DE19813150337 patent/DE3150337C1/en not_active Expired
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3693252A (en) * | 1969-08-21 | 1972-09-26 | Globe Union Inc | A method of providing environmental protection for electrical circuit assemblies |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0548996A3 (en) * | 1991-12-27 | 1994-08-24 | Matsushita Electric Ind Co Ltd | A film capacitor and method for manufacturing the same |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3587041T2 (en) | METHOD FOR PRODUCING INSULATOR LAYERS FROM SILYLATED POLYSILESESQUIOXANES ON ELECTRONIC PRINTED CIRCUIT. | |
EP0010771B1 (en) | Capacitance humidity sensing element | |
DE2202337C3 (en) | Method for manufacturing a semiconductor device | |
EP0361193A2 (en) | Circuit board with an injection-moulded substrate | |
DE3120279A1 (en) | RESTRICTED SEMICONDUCTOR COMPONENT | |
DE2726667A1 (en) | SURFACE-PASSIVATED SEMICONDUCTOR COMPONENT AND METHOD FOR PRODUCING THE SAME | |
DE3341945A1 (en) | COPPER-PLASTIC COMPOSITE ITEM, ESPECIALLY IN THE FORM OF A MOLDED COMPONENT FOR INTEGRATED CIRCUITS, AND METHOD FOR THE PRODUCTION THEREOF | |
DE4217076C2 (en) | Fluoropolymer composite material with ceramic filler | |
DE2944368A1 (en) | METHOD FOR CONNECTING NON-LETTERABLE SURFACES | |
DE3853690T2 (en) | Heat-resistant insulating covering material. | |
DE2842519C2 (en) | Process for coating electrically insulating surfaces with an electrically conductive plastic layer | |
DE2451343B2 (en) | PRINTED CIRCUIT | |
EP0264635A2 (en) | Electrically conductible adhesive for a large temperature range | |
DE3631632C2 (en) | ||
DE3150337C1 (en) | Process for producing a substrate coated with a protective layer | |
DE19622971A1 (en) | Semiconductor device for SMT and mfg. method | |
DE60012790T2 (en) | Electronic cable with corrosion-protected tape | |
DE2342801C3 (en) | Process for coating oxidized, inorganic substrates with polyimide | |
DE2137395A1 (en) | Support disk made of porous ceramic material for the contact pins of an electrical connector | |
DE69922271T2 (en) | CIRCUIT BOARD MANUFACTURING METHOD | |
DE3016314C2 (en) | Method for encasing an electrical circuit element | |
EP3685639A1 (en) | Method for producing a finishing coating and circuit board | |
AT215517B (en) | Process for the production of printed circuits by high vacuum vapor deposition for electrical devices | |
DE3102482C2 (en) | Process for the manufacture of a ceramic substrate coated with a protective layer | |
DE10048244B4 (en) | Method for laser trimming resistors and component with trimmed resistors |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AF | Is addition to no. |
Ref country code: DE Ref document number: 3102482 Format of ref document f/p: P |
|
AF | Is addition to no. |
Ref country code: DE Ref document number: 3102482 Format of ref document f/p: P |
|
8100 | Publication of the examined application without publication of unexamined application | ||
AF | Is addition to no. |
Ref country code: DE Ref document number: 3102482 Format of ref document f/p: P |
|
D1 | Grant (no unexamined application published) patent law 81 | ||
8320 | Willingness to grant licences declared (paragraph 23) | ||
8340 | Patent of addition ceased/non-payment of fee of main patent |