DE2952163C2 - Datenverarbeitungsanlage mit einem ersten und einem zweiten Prozessor - Google Patents
Datenverarbeitungsanlage mit einem ersten und einem zweiten ProzessorInfo
- Publication number
- DE2952163C2 DE2952163C2 DE2952163A DE2952163A DE2952163C2 DE 2952163 C2 DE2952163 C2 DE 2952163C2 DE 2952163 A DE2952163 A DE 2952163A DE 2952163 A DE2952163 A DE 2952163A DE 2952163 C2 DE2952163 C2 DE 2952163C2
- Authority
- DE
- Germany
- Prior art keywords
- register
- bits
- address
- memory
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012545 processing Methods 0.000 title claims description 43
- 230000015654 memory Effects 0.000 claims description 137
- 230000006870 function Effects 0.000 description 51
- 238000000034 method Methods 0.000 description 17
- 230000008569 process Effects 0.000 description 14
- 238000012546 transfer Methods 0.000 description 12
- 238000012937 correction Methods 0.000 description 10
- 238000010586 diagram Methods 0.000 description 9
- 230000005540 biological transmission Effects 0.000 description 7
- 238000012360 testing method Methods 0.000 description 5
- 230000004913 activation Effects 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 3
- 230000004044 response Effects 0.000 description 3
- 238000012552 review Methods 0.000 description 3
- 101100132482 Arabidopsis thaliana NAC072 gene Proteins 0.000 description 2
- DJXHAOJEKJPRBN-JDZGAICCSA-N 2-[(4s,5r)-4-hydroxy-5-(hydroxymethyl)oxolan-2-yl]-6,6-dimethyl-5,7-dihydro-1h-indol-4-one Chemical compound C=1C=2C(=O)CC(C)(C)CC=2NC=1C1C[C@H](O)[C@@H](CO)O1 DJXHAOJEKJPRBN-JDZGAICCSA-N 0.000 description 1
- 101100011511 Mus musculus Elovl6 gene Proteins 0.000 description 1
- 241000908656 Vestiaria coccinea Species 0.000 description 1
- 230000000712 assembly Effects 0.000 description 1
- 238000000429 assembly Methods 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000010017 direct printing Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000012905 input function Methods 0.000 description 1
- 230000008520 organization Effects 0.000 description 1
- 230000001737 promoting effect Effects 0.000 description 1
- 238000013515 script Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- 238000013519 translation Methods 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
- 238000010977 unit operation Methods 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor
- G06F9/3879—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor for non-native instruction execution, e.g. executing a command; for Java instruction set
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- Executing Machine-Instructions (AREA)
- Multi Processors (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/000,733 US4258420A (en) | 1979-01-03 | 1979-01-03 | Control file apparatus for a data processing system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE2952163A1 DE2952163A1 (de) | 1980-07-17 |
| DE2952163C2 true DE2952163C2 (de) | 1985-09-05 |
Family
ID=21692780
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE2952163A Expired DE2952163C2 (de) | 1979-01-03 | 1979-12-22 | Datenverarbeitungsanlage mit einem ersten und einem zweiten Prozessor |
Country Status (7)
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5840214B2 (ja) | 1979-06-26 | 1983-09-03 | 株式会社東芝 | 計算機システム |
| EP0055128B1 (en) * | 1980-12-24 | 1988-02-17 | Honeywell Bull Inc. | Data processing system |
| EP0525831B1 (en) * | 1983-04-18 | 1998-07-01 | Motorola, Inc. | Method and apparatus for enabling a processor to coordinate with a coprocessor in the execution of an instruction which is in the intruction stream of the processor. |
| US4841434A (en) * | 1984-05-11 | 1989-06-20 | Raytheon Company | Control sequencer with dual microprogram counters for microdiagnostics |
| US4942547A (en) * | 1985-04-11 | 1990-07-17 | Honeywell Bull, Inc. | Multiprocessors on a single semiconductor chip |
| GB2223891B (en) * | 1988-09-26 | 1992-12-02 | Melville Trevor Meyers | Improved mounting box for socket |
| US5197138A (en) * | 1989-12-26 | 1993-03-23 | Digital Equipment Corporation | Reporting delayed coprocessor exceptions to code threads having caused the exceptions by saving and restoring exception state during code thread switching |
| JP4742735B2 (ja) * | 2004-09-24 | 2011-08-10 | セイコーエプソン株式会社 | 液体噴射装置 |
| US20150261535A1 (en) * | 2014-03-11 | 2015-09-17 | Cavium, Inc. | Method and apparatus for low latency exchange of data between a processor and coprocessor |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE1218761B (de) * | 1963-07-19 | 1966-06-08 | International Business Machines Corporation, Armonk, N. Y. (V. St. A.) | Datenspeidbereinrichtung |
| JPS49114845A (US20100012521A1-20100121-C00001.png) * | 1973-02-28 | 1974-11-01 | ||
| US4168523A (en) * | 1975-11-07 | 1979-09-18 | Ncr Corporation | Data processor utilizing a two level microaddressing controller |
| US4104720A (en) * | 1976-11-29 | 1978-08-01 | Data General Corporation | CPU/Parallel processor interface with microcode extension |
| US4149243A (en) * | 1977-10-20 | 1979-04-10 | International Business Machines Corporation | Distributed control architecture with post and wait logic |
-
1979
- 1979-01-03 US US06/000,733 patent/US4258420A/en not_active Expired - Lifetime
- 1979-12-20 CA CA342,358A patent/CA1127772A/en not_active Expired
- 1979-12-22 DE DE2952163A patent/DE2952163C2/de not_active Expired
- 1979-12-27 FR FR7931833A patent/FR2445992A1/fr active Granted
- 1979-12-28 AU AU54248/79A patent/AU531381B2/en not_active Ceased
- 1979-12-28 JP JP54173933A patent/JPS5838819B2/ja not_active Expired
- 1979-12-31 GB GB7944626A patent/GB2039109B/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| FR2445992A1 (fr) | 1980-08-01 |
| GB2039109B (en) | 1983-05-11 |
| JPS5592965A (en) | 1980-07-14 |
| DE2952163A1 (de) | 1980-07-17 |
| JPS5838819B2 (ja) | 1983-08-25 |
| AU531381B2 (en) | 1983-08-18 |
| CA1127772A (en) | 1982-07-13 |
| GB2039109A (en) | 1980-07-30 |
| FR2445992B1 (US20100012521A1-20100121-C00001.png) | 1984-10-19 |
| AU5424879A (en) | 1980-07-10 |
| US4258420A (en) | 1981-03-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE2846495C2 (de) | Zentraleinheit | |
| DE1901228C3 (de) | Datenverarbeitungsanlage mit Einrichtungen zur Wiederholung von Operationen bei Auftreten eines Fehlers | |
| DE3424962C2 (US20100012521A1-20100121-C00001.png) | ||
| DE2357003C2 (de) | Prozessor für eine Mehrprogramm-Datenverarbeitungsanlage | |
| DE3687666T2 (de) | Verzweigungssteuerung in einem dreiphasen-pipeline-signalprozessor. | |
| DE2117936C3 (de) | Mikroprogrammgesteuerte Zentraleinheit eines elektronischen Datenverarbeitungssystems | |
| DE1931966C3 (de) | Datenverarbeitungsanlage mit Assoziativspeichern | |
| EP0097725B1 (de) | Einrichtung im Befehlswerk eines mikroprogrammgesteuerten Prozessors zur direkten hardwaregesteuerten Ausführung bestimmter Instruktionen | |
| DE2837872A1 (de) | Digitalrechner mit ueberlappender betriebsweise unter verwendung einer bedingten steuerung zur minimierung von zeitverlusten | |
| DE1549523B2 (de) | Datenverarbeitungsanlage | |
| DE1499200B2 (de) | Datenverarbeitungsanlage mit vorranggesteuerter programm unterbrechung | |
| DE2714805A1 (de) | Datenverarbeitungssystem | |
| DE3686828T2 (de) | Hochleistungsparalleler vektorprozessor mit modifizierter register/elementprozessor konfiguration. | |
| DE2612139A1 (de) | Ein/ausgang-steuerungssystem | |
| DE2712224A1 (de) | Datenverarbeitungsanlage | |
| DE2524046A1 (de) | Elektronische datenverarbeitungsanlage | |
| DE3121742C2 (de) | Mikroprogramm-Steuereinrichtung | |
| DE69616718T4 (de) | Vorrichtung und verfahren zur bestimmung von adressen fehlausgerichteter daten | |
| DE2054830B2 (de) | Informationsverarbeitungsanlage mit mitteln zum zugriff zu speicher-datenfeldern variabler laenge | |
| DE2952163C2 (de) | Datenverarbeitungsanlage mit einem ersten und einem zweiten Prozessor | |
| DE2830334C2 (US20100012521A1-20100121-C00001.png) | ||
| DE1922304A1 (de) | Datenspeichersteuergeraet | |
| DE2952072C2 (de) | Rechenschaltung zum Addieren oder Subtrahieren binär codierter Dezimalzahlen | |
| DE2906685C2 (US20100012521A1-20100121-C00001.png) | ||
| DE1956460C3 (de) | Datenverarbeitungsanlage mit Assoziativspeichern |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8110 | Request for examination paragraph 44 | ||
| 8125 | Change of the main classification |
Ipc: G06F 15/16 |
|
| D2 | Grant after examination | ||
| 8364 | No opposition during term of opposition | ||
| 8327 | Change in the person/name/address of the patent owner |
Owner name: HONEYWELL BULL INC., MINNEAPOLIS, MINN., US |
|
| 8339 | Ceased/non-payment of the annual fee |