DE2460838A1 - ELECTRONIC HIGH LOAD GUARD - Google Patents

Description

Hartmann & Braun December 20th, 1974

Corporation

Electronic maximum load monitor

The invention relates to an electronic maximum load monitor with a continuous display of the load conditions as well as the respective point in time of the measuring period and an automatic time and load-dependent partial load shutdown.

In the case of a known maximum load monitor of the type described above (Siemens publication "Avoid expensive peak loads", Order no. J 414/1078) are from a pulse encoder counter Incoming impulses are fed to an actual value counter via an electronic adjustment gear. An indication of the counted Two-digit number displays give impulses. The pulses corresponding to the setpoint are generated by a clock

609826/0186

- ο - ·

and how the actual pulses are displayed on the front of the device. The clock frequency of the setpoint pulses and thus that of the The average power to be monitored for the maximum load monitor can be set, as can the transmission ratio of the electronic adaptation gear.

If the actual value counter registers more pulses than the setpoint counter within a measuring period (15 min), a The numeric display flashes. At the same time a device is activated that automatically order certain consumer groups Switches off with a time delay of 1.5 min.

If in the further course of the measuring period - due to the partial load shutdown - the setpoint again falls below the actual value, the flashing of the display is stopped and the consumers that were initially switched off are delayed in reverse Order switched on.

The device can switch on or off a total of three consumer groups.

A disadvantage of the maximum load monitor described above is that the principle used there is one Relatively large amount of components, such as a volume memory, a D / A converter for the partial load shutdown as well makes a digital target / actual comparator necessary.

Should a different middle one be used for a billing period Performance are taken as a basis, the transmission ratio of the adapter gear and the clock frequency of the Setpoint adjuster must be reset.

609826/0186

The partial loads that can be switched off are divided into three groups. By switching off several partial loads in Staggered levels, however, allow the best load distribution and thus also the best adaptation to the setpoint reach.

The invention was based on the object of providing an electronic maximum load monitor with a simple time-dependent and overload-dependent To create partial load shutdown, in which the quantity pulse-accurate reproduction of the load conditions without special Adjustment takes place, which provides a qualitative and quantitative difference display and a simple preselection of the partial load cut-off enabled by the user.

According to the invention the object is achieved in that a Shift registers with center tapping Quantity and time pulses are supplied so that the quantity pulses have an upward counting direction and the time pulses have a downward counting direction that the stages of the shift register half comprising the overload area and the stages of a time chain are linked to load shedding circuits and that a control logic Reversal of the counting direction and a reset of the system causes.

The invention will be explained in more detail with reference to the block diagram shown in the drawing.

Corresponding parts are given the same reference symbols Mistake.

609 8.2 6/0186

In Fig. 1, 1 is a shift register with a center tap, 3 denotes a control logic, 4 denotes a time divider and 5 denotes a quantity divider. At the various shift register levels Lichtend.tter 2a, 2b are connected. Simultaneously a time chain 6 is connected to the time divider 4. The outputs of the shift register stages of the overload area The comprehensive register half Ib and the outputs of the counting stages of the time chain 6 are fed to load shedding circuits 7.

The arrangement works as follows: via the time divider time pulses are fed to the shift register, which result in a downward counting direction. Arrive at the same time Via a quantity divider 5 quantity pulses into the shift register 1 and cause an upward counting direction. Here correspond the time impulses of the target work, while the quantity impulses are a measure of the actual work. Is the number of Time impulses match the number of quantity impulses (target work = actual work), there is no shift from the center of the register. If, on the other hand, more time pulses than quantity pulses get into shift register 1 (target work > Actual work), this will result in a countdown. One of the size of the difference The number of stages of the register half la corresponding to the target and actual work is activated. A visual display of the The operating state takes place by means of green light emitters 2a connected to these register stages.

The time pulses control at the same time a time chain 6, which also by light emitter 6a the respective point in time within the measurement period.

609826/0186

If the quantity divider delivers 5 more pulses than the time divider 4 (target work <actual work) are the half of the shift register at the stages of the overload area Ib connected red light emitter 2b controlled.

The outputs of the time chain 6 and those of the stages of the register half Ib are linked to logic components that are part of the load shedding circuits 7. Such a logic device will only be stimulated if certain stages of the registers half Ib and corresponding levels enabled the delay line 6 so that easily a time- and load-dependent part-load shutdown is implemented. Expediently, 7 time delay elements are included in the load shedding circuits with a view to a smooth operating sequence.

Another advantage results from the fact that the shift register stages, the time chain stages and the load shedding circuits 7 are not limited in terms of their number, so that the maximum load monitor of the type described in terms of precision the partial load shutdown and the adjustment to the setpoint an optimal adjustment to the individual operating conditions of the user.

The direction of counting is reversed in the control logic. At the end of the measuring period, control logic 3 takes over the reset of the time chain 6 and of the shift register 1 and causes a time-delayed neutralization of the load shedding circuits 7.

609826 / 0Ί8β

The above description shows that the maximum load monitor is built up purely digitally, so does not require D / A conversions for display and shutdown.

The shift register replaces the digital or analog target / actual comparators used in previous devices and without any special adaptation via light emitters it provides a quantitative and impulse-accurate qualitative and quantitative display of the Load ratios.

The possible uses of a device that works according to the principle described go beyond the field of maximum load monitoring. It can be used wherever a comparison between a target value and an actual value has to be carried out, such as when monitoring the number of items in a daily production of a manufacturing company that is specified as the target value.
The device can also be used as a pure two-point controller.

6 pages description

2 claims

1 sheet of drawing

6 0 9 8 2 6/0186

Claims (2)

Expectations 1. Electronic maximum load monitor with a continuous display of the load conditions and the respective point in time the measuring period and an automatic time- and load-dependent partial load shutdown, characterized in that that a shift register with center tap CD quantity and time pulses are fed that the quantity pulses a Yupward counting direction and the time pulses a downward 'count direction have the consequence that the levels of the overload range comprehensive shift register half (Ib) and the stages of a. Time chain (6) with load shedding circuits C7) are linked and that a control logic (3) a reversal the counting direction and a reset of the system. 2. Electronic maximum load monitor according to claim 1, characterized in that the load shedding circuit (7) from logical modules and time delay elements exist. 609 826/0 18 6 Blank page