DE2136762C3 - - Google Patents

Info

Publication number
DE2136762C3
DE2136762C3 DE19712136762 DE2136762A DE2136762C3 DE 2136762 C3 DE2136762 C3 DE 2136762C3 DE 19712136762 DE19712136762 DE 19712136762 DE 2136762 A DE2136762 A DE 2136762A DE 2136762 C3 DE2136762 C3 DE 2136762C3
Authority
DE
Germany
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE19712136762
Other versions
DE2136762B2 (en
DE2136762A1 (en
Inventor
Helmut Dipl.-Ing. 8000 Muenchen Leibersberger
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Priority to DE19712136762 priority Critical patent/DE2136762C3/de
Publication of DE2136762A1 publication Critical patent/DE2136762A1/en
Publication of DE2136762B2 publication Critical patent/DE2136762B2/en
Application granted granted Critical
Publication of DE2136762C3 publication Critical patent/DE2136762C3/de
Application status is Expired legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/322Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
    • G06F9/328Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for runtime instruction patching
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0638Combination of memories, e.g. ROM and RAM such as to permit replacement or supplementing of words in one module by words in another module
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22Microcontrol or microprogram arrangements
    • G06F9/24Loading of the microprogram
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22Microcontrol or microprogram arrangements
    • G06F9/26Address formation of the next micro-instruction ; Microprogram storage or retrieval arrangements
    • G06F9/262Arrangements for next microinstruction selection
    • G06F9/268Microinstruction selection not based on processing results, e.g. interrupt, patch, first cycle store, diagnostic programs
DE19712136762 1971-07-22 1971-07-22 Expired DE2136762C3 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
DE19712136762 DE2136762C3 (en) 1971-07-22 1971-07-22

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19712136762 DE2136762C3 (en) 1971-07-22 1971-07-22

Publications (3)

Publication Number Publication Date
DE2136762A1 DE2136762A1 (en) 1973-02-08
DE2136762B2 DE2136762B2 (en) 1973-08-09
DE2136762C3 true DE2136762C3 (en) 1974-03-28

Family

ID=5814523

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19712136762 Expired DE2136762C3 (en) 1971-07-22 1971-07-22

Country Status (1)

Country Link
DE (1) DE2136762C3 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6418498B1 (en) * 1999-12-30 2002-07-09 Intel Corporation Integrated system management memory for system management interrupt handler independent of BIOS and operating system
JP2001306316A (en) * 2000-04-21 2001-11-02 Sharp Corp Control circuit and semiconductor device using the same

Also Published As

Publication number Publication date
DE2136762B2 (en) 1973-08-09
DE2136762A1 (en) 1973-02-08

Similar Documents

Publication Publication Date Title
AU3522371A (en)
AU429190B2 (en)
AU422366B2 (en)
AU438665B2 (en)
AU427874B2 (en)
AU438686B2 (en)
AU433280B2 (en)
AU421249B2 (en)
AU424619B2 (en)
AU424219B2 (en)
AU439717B2 (en)
AU433848B2 (en)
AU2836771A (en)
AU431983B2 (en)
AU414313B2 (en)
AU420809B2 (en)
AU428449B2 (en)
AU429059B2 (en)
AU442209B2 (en)
AU430195B2 (en)
AU441593B2 (en)
AU427199B2 (en)
AU429270B2 (en)
AU441901B2 (en)
AU436170B2 (en)

Legal Events

Date Code Title Description
C3 Grant after two publication steps (3rd publication)
E77 Valid patent as to the heymanns-index 1977
EHJ Ceased/non-payment of the annual fee