DE102005053739A1 - Getaktete invertierende Logischaltung - Google Patents

Getaktete invertierende Logischaltung Download PDF

Info

Publication number
DE102005053739A1
DE102005053739A1 DE200510053739 DE102005053739A DE102005053739A1 DE 102005053739 A1 DE102005053739 A1 DE 102005053739A1 DE 200510053739 DE200510053739 DE 200510053739 DE 102005053739 A DE102005053739 A DE 102005053739A DE 102005053739 A1 DE102005053739 A1 DE 102005053739A1
Authority
DE
Germany
Prior art keywords
switching units
switching
opened
closed
switching unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
DE200510053739
Other languages
English (en)
Inventor
Georg Bedenk
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to DE200510053739 priority Critical patent/DE102005053739A1/de
Publication of DE102005053739A1 publication Critical patent/DE102005053739A1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits

Abstract

Die getaktete invertierende Logik besteht aus mehreren Schaltelementen, die durch eine Vielzahl von Schaltungsvarianten realisiert werden kann und dadurch in Bezug auf Schaltungskomplexität oder Schaltgeschwindigkeit optimiert werden kann.
DE200510053739 2005-11-10 2005-11-10 Getaktete invertierende Logischaltung Withdrawn DE102005053739A1 (de)

Priority Applications (1)

Application Number Priority Date Filing Date Title
DE200510053739 DE102005053739A1 (de) 2005-11-10 2005-11-10 Getaktete invertierende Logischaltung

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE200510053739 DE102005053739A1 (de) 2005-11-10 2005-11-10 Getaktete invertierende Logischaltung

Publications (1)

Publication Number Publication Date
DE102005053739A1 true DE102005053739A1 (de) 2007-05-16

Family

ID=37982596

Family Applications (1)

Application Number Title Priority Date Filing Date
DE200510053739 Withdrawn DE102005053739A1 (de) 2005-11-10 2005-11-10 Getaktete invertierende Logischaltung

Country Status (1)

Country Link
DE (1) DE102005053739A1 (de)

Similar Documents

Publication Publication Date Title
CA121179S (en) Panel for an electronic control
AU2003226340A1 (en) Dual threshold voltage and low swing domino logic circuits
AU314722S (en) Touch screen control
WO2007102106A3 (en) Supply circuit and device comprising a supply circuit
AU314936S (en) Remote control
WO2005098577A3 (en) Method, apparatus and system for enabling and disabling voltage regulator controllers
WO2007002428A3 (en) Multiple output buck converter
WO2008073883A3 (en) Maintaining input and/or output configuration and data state during and when coming out of a low power mode
EP2044631A4 (de) Transistor mit ballistischer deflektion und darauf basierende logikschaltkreise
TW200610271A (en) An oscillating circuit having a noise reduction circuit
EP1953918A4 (de) Pll-steuerschaltung
EP1787692A3 (de) Befestigungsvorrichtung für ein Fell, Schneegleitbrett-Fell-Kombination sowie Fell zur Verwendung an einem Gleitbrett
GB0709384D0 (en) Circuit arrangement for generating a complex signal and the use of this circuit arrangement in a high-frequency transmitter or reciever
TW200622681A (en) Integrated circuit provided with core unit and input and output unit
CA112200S (en) Escutcheon for shower / bath control
TW200618275A (en) High voltage tolerant I/O circuit using native NMOS transistor for improved performance
DE102005053739A1 (de) Getaktete invertierende Logischaltung
TW200745834A (en) System and method for controlling voltage and frequency in a multiple voltage environment
TWI318056B (en) Dll circuit having two input standard clocks, clock signal generation circuit having the dll circuit and clock signal generation method
TW200701633A (en) Controlling circuit of switch amplifier and the method thereof
DE102005053750A1 (de) Getaktete AND-Logik mit paralleler unidirektionaler Schaltungsanordnung
EP1606680A4 (de) Leistungsarme implementierung für eingangssignale integrierter schaltungen
DE102005053749A1 (de) Getaktete OR-Logik mit paralleler unidirektionaler Schaltungsanordnung
GB2418036B (en) Communication transaction control between independent domains of an integrated circuit
DE102005053747A1 (de) Getaktete invertierende UND-Logik mit paralleler unidirektionaler Schaltungsanordnung

Legal Events

Date Code Title Description
8122 Nonbinding interest in granting licenses declared
8139 Disposal/non-payment of the annual fee