DE10084333T1 - Effiziente Mikroprozessorarchitektur - Google Patents

Effiziente Mikroprozessorarchitektur

Info

Publication number
DE10084333T1
DE10084333T1 DE10084333T DE10084333T DE10084333T1 DE 10084333 T1 DE10084333 T1 DE 10084333T1 DE 10084333 T DE10084333 T DE 10084333T DE 10084333 T DE10084333 T DE 10084333T DE 10084333 T1 DE10084333 T1 DE 10084333T1
Authority
DE
Germany
Prior art keywords
microprocessor architecture
efficient microprocessor
efficient
architecture
microprocessor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
DE10084333T
Other languages
English (en)
Inventor
Paul W Dent
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ericsson Inc
Original Assignee
Ericsson Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Inc filed Critical Ericsson Inc
Publication of DE10084333T1 publication Critical patent/DE10084333T1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/342—Extension of operand address space
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30101—Special purpose registers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30105—Register structure
    • G06F9/30112—Register structure comprising data of variable length
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G06F9/30123—Organisation of register space, e.g. banked or distributed register file according to context, e.g. thread buffers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/3016—Decoding the operand specifier, e.g. specifier format
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/3016—Decoding the operand specifier, e.g. specifier format
    • G06F9/30167—Decoding the operand specifier, e.g. specifier format of immediate specifier, e.g. constants
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G06F9/30189—Instruction operation extension or modification according to execution mode, e.g. mode flag
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G06F9/30192—Instruction operation extension or modification according to data descriptor, e.g. dynamic data typing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
    • G06F9/324—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address using program counter relative addressing
DE10084333T 1999-03-09 2000-03-08 Effiziente Mikroprozessorarchitektur Withdrawn DE10084333T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/264,795 US6314504B1 (en) 1999-03-09 1999-03-09 Multi-mode memory addressing using variable-length
PCT/US2000/005912 WO2000054145A1 (en) 1999-03-09 2000-03-08 Efficient microprocessor architecture

Publications (1)

Publication Number Publication Date
DE10084333T1 true DE10084333T1 (de) 2002-02-28

Family

ID=23007643

Family Applications (1)

Application Number Title Priority Date Filing Date
DE10084333T Withdrawn DE10084333T1 (de) 1999-03-09 2000-03-08 Effiziente Mikroprozessorarchitektur

Country Status (7)

Country Link
US (1) US6314504B1 (de)
JP (1) JP2002539520A (de)
CN (1) CN1206590C (de)
AU (1) AU3515300A (de)
DE (1) DE10084333T1 (de)
MY (1) MY116802A (de)
WO (1) WO2000054145A1 (de)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6643760B2 (en) * 2001-04-30 2003-11-04 Zilog, Inc. Architecture to relax memory performance requirements
US20050036357A1 (en) * 2003-08-15 2005-02-17 Broadcom Corporation Digital signal processor having a programmable address generator, and applications thereof
US7489362B2 (en) 2003-03-04 2009-02-10 Broadcom Corporation Television functionality on a chip
US7340588B2 (en) * 2003-11-24 2008-03-04 International Business Machines Corporation Extending the number of instruction bits in processors with fixed length instructions, in a manner compatible with existing code
US20050215248A1 (en) * 2004-03-23 2005-09-29 Texas Instruments Incorporated Method and system of communication between a master device and a slave device
US7346735B2 (en) * 2004-04-08 2008-03-18 Intel Corporation Virtualized load buffers
US7493481B1 (en) * 2004-05-17 2009-02-17 Netxen, Inc. Direct hardware processing of internal data structure fields
US20070266225A1 (en) * 2006-05-09 2007-11-15 Ko Tak K V Microcontroller unit
US8516225B2 (en) * 2011-03-25 2013-08-20 Koichi Kitagishi Central processing unit and microcontroller
US8972705B2 (en) * 2011-11-16 2015-03-03 Andes Technology Corporation Executing instructions for managing constant pool base register used for accessing constants during subroutine execution
CN104025026B (zh) * 2011-12-29 2019-07-26 英特尔公司 访问用于配置空间的配置和状态寄存器
US9367468B2 (en) * 2013-01-15 2016-06-14 Qualcomm Incorporated Data cache way prediction
CN104375946B (zh) * 2013-08-16 2018-04-20 华为技术有限公司 一种数据处理的方法及装置
US10324723B2 (en) * 2014-07-02 2019-06-18 Nxp Usa, Inc. Systems and methods for processing both instructions and constant values from a memory of a digital processor accessed by separate pointers
KR102270790B1 (ko) 2014-10-20 2021-06-29 삼성전자주식회사 데이터 처리 방법 및 장치
US10095517B2 (en) * 2015-12-22 2018-10-09 Intel Corporation Apparatus and method for retrieving elements from a linked structure
US10055343B2 (en) 2015-12-29 2018-08-21 Memory Technologies Llc Memory storage windows in a memory system
GB2591788B (en) * 2020-02-06 2022-06-01 Advanced Risc Mach Ltd Saving and restoring registers
US20220308906A1 (en) * 2021-03-25 2022-09-29 International Business Machines Corporation Running smaller memory-address width program code in a larger memory-address width address space

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4876639A (en) 1983-09-20 1989-10-24 Mensch Jr William D Method and circuitry for causing sixteen bit microprocessor to execute eight bit op codes to produce either internal sixteen bit operation or internal eight bit operation in accordance with an emulation bit
US4893235A (en) 1983-10-03 1990-01-09 Digital Equipment Corporation Central processing unit for a digital computer
DE3479356D1 (en) 1983-12-23 1989-09-14 Hitachi Ltd A data processor with control of the significant bit lenghts of general purpose registers
JP2539357B2 (ja) * 1985-03-15 1996-10-02 株式会社日立製作所 デ−タ処理装置
US5666510A (en) * 1991-05-08 1997-09-09 Hitachi, Ltd. Data processing device having an expandable address space
KR100272622B1 (ko) * 1991-05-08 2000-11-15 가나이 쓰도무 데이타 처리장치
CN1146249A (zh) * 1994-04-13 1997-03-26 艾利森公司 大存储器的高效寻址

Also Published As

Publication number Publication date
WO2000054145A1 (en) 2000-09-14
MY116802A (en) 2004-03-31
CN1343331A (zh) 2002-04-03
US6314504B1 (en) 2001-11-06
CN1206590C (zh) 2005-06-15
AU3515300A (en) 2000-09-28
JP2002539520A (ja) 2002-11-19

Similar Documents

Publication Publication Date Title
DE50010505D1 (de) Gurtaufrollersystem
DE122007000064I2 (de) Erythropoietinkonjugate
DE19983871T1 (de) Fönvorrichtung
DE10084676T1 (de) Einmallanzettvorrichtung
DE50002834D1 (de) Handstempel
ATE357433T1 (de) 4-pyrimidinyl-n-acyl-l-phenylanine
ATE297895T1 (de) 4-pyridinyl-n-acyl-l-phenylalanine
DE10084333T1 (de) Effiziente Mikroprozessorarchitektur
DE50009570D1 (de) Wechselcorrugator
DE50007953D1 (de) Beleuchtungsanordung
DE50008613D1 (de) Sicherungsring
ID27526A (id) Turunan ii kuinolin-4-il
DE50000805D1 (de) Aufsitzspanner
DE50006899D1 (de) Antistatikum
DE10085008T1 (de) Oberflächenbehandlungsdüse
DE50003660D1 (de) Diacylhydrazinderivate
DE50012482D1 (de) Tibiamarknagel
DE50003259D1 (de) Textilie
DE50006013D1 (de) Anschlagpuffer
DE19983890T1 (de) Ventiltaktgebungsjustiereinrichtung
DE50001640D1 (de) Nahfeldoptische untersuchungsvorrichtung
DE50008429D1 (de) Kraftstofffraktioniereinrichtung
DE50006759D1 (de) Piperidinalkohole
DE50009208D1 (de) Hydroxyphenylvinylthiazole
ATE269311T1 (de) Benzoylpyridazine

Legal Events

Date Code Title Description
8110 Request for examination paragraph 44
8139 Disposal/non-payment of the annual fee