DD101040A1 - - Google Patents

Info

Publication number
DD101040A1
DD101040A1 DD16801872A DD16801872A DD101040A1 DD 101040 A1 DD101040 A1 DD 101040A1 DD 16801872 A DD16801872 A DD 16801872A DD 16801872 A DD16801872 A DD 16801872A DD 101040 A1 DD101040 A1 DD 101040A1
Authority
DD
German Democratic Republic
Application number
DD16801872A
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to DD16801872A priority Critical patent/DD101040A1/xx
Publication of DD101040A1 publication Critical patent/DD101040A1/xx

Links

DD16801872A 1972-12-28 1972-12-28 DD101040A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
DD16801872A DD101040A1 (fr) 1972-12-28 1972-12-28

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DD16801872A DD101040A1 (fr) 1972-12-28 1972-12-28

Publications (1)

Publication Number Publication Date
DD101040A1 true DD101040A1 (fr) 1973-10-12

Family

ID=5489615

Family Applications (1)

Application Number Title Priority Date Filing Date
DD16801872A DD101040A1 (fr) 1972-12-28 1972-12-28

Country Status (1)

Country Link
DD (1) DD101040A1 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0014581A2 (fr) * 1979-02-05 1980-08-20 Fanuc Ltd. Système et procédé d'adressage de mémoires dans des systèmes d'ordinateurs
EP0016523A1 (fr) * 1979-02-13 1980-10-01 The Secretary of State for Defence in Her Britannic Majesty's Government of the United Kingdom of Great Britain and Unité de traitement de données et système de traitement de données comprenant plusieurs de ces unités de traitement de données

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0014581A2 (fr) * 1979-02-05 1980-08-20 Fanuc Ltd. Système et procédé d'adressage de mémoires dans des systèmes d'ordinateurs
EP0014581A3 (fr) * 1979-02-05 1981-05-06 Fanuc Ltd. Système et procédé d'adressage de mémoires dans des systèmes d'ordinateurs
EP0016523A1 (fr) * 1979-02-13 1980-10-01 The Secretary of State for Defence in Her Britannic Majesty's Government of the United Kingdom of Great Britain and Unité de traitement de données et système de traitement de données comprenant plusieurs de ces unités de traitement de données

Similar Documents

Publication Publication Date Title
AU473280B2 (fr)
JPS5331923B2 (fr)
JPS4876160A (fr)
JPS5135758Y2 (fr)
JPS4989616U (fr)
BR7310191D0 (fr)
JPS48102299U (fr)
CH569171A5 (fr)
CH569920A5 (fr)
BG17144A1 (fr)
BG17145A1 (fr)
BG17911A1 (fr)
BG18781A1 (fr)
DD101040A1 (fr)
CH559598A5 (fr)
CH559783A5 (fr)
CH560765A5 (fr)
CH561486A5 (fr)
CH561670A5 (fr)
CH565885A5 (fr)
CH566060A5 (fr)
CH566566A5 (fr)
CH566631A5 (fr)
CH567900A5 (fr)
CH594329A5 (fr)