CS274977B2 - Device for handled layer's gaps program forming - Google Patents

Device for handled layer's gaps program forming

Info

Publication number
CS274977B2
CS274977B2 CS840988A CS840988A CS274977B2 CS 274977 B2 CS274977 B2 CS 274977B2 CS 840988 A CS840988 A CS 840988A CS 840988 A CS840988 A CS 840988A CS 274977 B2 CS274977 B2 CS 274977B2
Authority
CS
Czechoslovakia
Prior art keywords
clearance
register
products
clearances
formation
Prior art date
Application number
CS840988A
Other languages
Czech (cs)
Other versions
CS8808409A1 (en
Inventor
Pavol Ing Blaskovan
Milan Ing Petrovic
Jozef Ing Durana
Bohuslav Kramar
Original Assignee
Blaskovan Pavol
Jozef Ing Durana
Bohuslav Kramar
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Blaskovan Pavol, Jozef Ing Durana, Bohuslav Kramar filed Critical Blaskovan Pavol
Priority to CS840988A priority Critical patent/CS274977B2/en
Publication of CS8808409A1 publication Critical patent/CS8808409A1/en
Publication of CS274977B2 publication Critical patent/CS274977B2/en

Links

Landscapes

  • Compression, Expansion, Code Conversion, And Decoders (AREA)

Abstract

The clearances in manipulated layer are formed in the way that according to the code of the manipulated layer a code word is transcribed from memory of constants to the first register. This word determines after which product the clearances will be formed. The constants of the individual clearances are entered into the second register, and into the pre-selection of the counter of the product length the constants of product length are entered. The counter of the product length counts the impulses proportionally to the movement of the device manipulating with the products and after reaching the constant of the product length the shift of the code word of the first register is performed, while its output sets the logical circuit of clearance formation according to the fact whether the clearance after the product should be formed or not. If the clearance between the products is to be formed, the output of the logical circuit of the clearance formation influences the activity of the device in a way that the device starts to form clearances between the products. The clearance length counter counts the impulses proportionally to the movement of the device forming clearance and after reaching the clearance constant it performs the shift of the second register, thus changing the clearance constant to another and the logical circuit of the clearance formation is reset. If the clearance was formed or was not supposed to be formed, the output of the logical circuit of the clearance formation influences the operation of the device so that the device continues to manipulate with the products. The operation of the device is repeated until formation of the required shape of the manipulated layer.<IMAGE>
CS840988A 1988-12-19 1988-12-19 Device for handled layer's gaps program forming CS274977B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CS840988A CS274977B2 (en) 1988-12-19 1988-12-19 Device for handled layer's gaps program forming

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CS840988A CS274977B2 (en) 1988-12-19 1988-12-19 Device for handled layer's gaps program forming

Publications (2)

Publication Number Publication Date
CS8808409A1 CS8808409A1 (en) 1991-02-12
CS274977B2 true CS274977B2 (en) 1991-12-17

Family

ID=5434589

Family Applications (1)

Application Number Title Priority Date Filing Date
CS840988A CS274977B2 (en) 1988-12-19 1988-12-19 Device for handled layer's gaps program forming

Country Status (1)

Country Link
CS (1) CS274977B2 (en)

Also Published As

Publication number Publication date
CS8808409A1 (en) 1991-02-12

Similar Documents

Publication Publication Date Title
DE3162886D1 (en) Digital distributed-arithmetic processing circuit using multiplexers at the input of a memory
SG52634A1 (en) Mass memory card with input/output function
EP0413606A3 (en) Pen-type computer input device
EP0416870A3 (en) Pen-type computer input device
EP0398511A3 (en) Video random access memory
DE69130627D1 (en) Circuit for determining the amount of the shift in a floating point computer, which requires little hardware and can be operated at high speed
JPS5523501A (en) Shift operation unit
CS274977B2 (en) Device for handled layer&#39;s gaps program forming
JPS51118341A (en) Shift register type memory
FI901537A7 (en) Opaque molded product and method for making the same
JPS57209503A (en) Sequence controller
JPS562054A (en) Processing input and output data
JPS6418241A (en) Manufacture of integrated circuit
JPS52130542A (en) Microinstruction output control system
DE69021987D1 (en) MESFET logic circuit that is operable in a wide temperature range.
FR2713135B1 (en) Method for producing a flap pocket and article, in particular clothing, comprising such a pocket.
JPS5276837A (en) Buffer register transfer control
NO175237C (en) Process for making a spice
JPS5326532A (en) Printer controll er of program computer
JPS5445550A (en) Digital protection control unit
JPS5423353A (en) Automatic retrieval method
JPS57154445A (en) Warp knitting product and production thereof
JPS5682927A (en) Method and device for inputting and outputting data
JPS5439541A (en) Data processor
JPS5657139A (en) Console device