CN2531450Y - Storage capable of preventing data being stolen - Google Patents
Storage capable of preventing data being stolen Download PDFInfo
- Publication number
- CN2531450Y CN2531450Y CN 02216069 CN02216069U CN2531450Y CN 2531450 Y CN2531450 Y CN 2531450Y CN 02216069 CN02216069 CN 02216069 CN 02216069 U CN02216069 U CN 02216069U CN 2531450 Y CN2531450 Y CN 2531450Y
- Authority
- CN
- China
- Prior art keywords
- storer
- metal layer
- data
- stolen
- metal level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Landscapes
- Storage Device Security (AREA)
- Semiconductor Memories (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
The utility model discloses a memory which is capable of preventing stored data from being stolen, which includes a storage part for storing data; a first metal layer on periphery of the storage part for forming various signal wires of the memory, an insulating layer which covers the first metal layer for insulating the first metal layer, and a second metal layer which covers the insulating layer wherein enabling signal of the memory is added to the second metal layer.
Description
Technical field
The utility model relates to storer, relates in particular to the storer that can prevent that stored data are stolen.
Background technology
Usually, SIC (semiconductor integrated circuit) comprises sandwich construction.The layout of a common components in the SIC (semiconductor integrated circuit) shown in Fig. 1.As known in this area, this element can comprise many levels usually, for example, and substrate layer, polysilicon layer, metal wiring layer and insulation course therebetween etc.Similarly, the structure of a storer shown in Figure 2.This storer can be such as various storeies well known in the art such as nonvolatile memories.As shown in Figure 2, in storer, except the zone of storage area that is mainly used in the storage data, also be provided with in the outside in this zone and be used for many signal line, every signal line is made of single-layer metal.Constitute logic control line, address wire, data line etc. by this metal level.
If other people want to steal the data in the storer, only need the encapsulation of memory chip is removed, grind off passivation layer, these signal wires have just exposed.At this moment,, apply signal by probe to the signal wire that these constitute steering logics simultaneously, just the data of being stored in the readout memory easily if power up to chip.Like this, the data in the storer have just been stolen by other people.
Therefore, press for the storer that a kind of data that prevent to be stored are stolen.
Summary of the invention
As mentioned above, a purpose of the present utility model provides the storer that a kind of data that prevent to be stored are stolen.
According to an aspect of the present utility model, the storer that provides a kind of data that prevent to be stored to be stolen, it comprises storage area and the many signal line that is used to store data, wherein said signal wire comprises: the first metal layer; Cover the insulation course of described the first metal layer; Cover second metal level of described insulation course, be added with the enable signal of described storer on described second metal level.
Summary of drawings
Describe in detail and in conjunction with the accompanying drawings, the purpose of this utility model, feature and advantage will be become more obviously from following:
Fig. 1 is the synoptic diagram that the layout of an element in the SIC (semiconductor integrated circuit) is shown;
Fig. 2 is the synoptic diagram of layout that the storer of prior art is shown;
Fig. 3 is the synoptic diagram that illustrates according to the layout of the storer of an embodiment of the utility model; And
Fig. 4 is the sectional view along the resulting signal line structure of A-A line among Fig. 3.
Better embodiment of the present utility model
Below with reference to accompanying drawing 3 and 4 structure according to the storer of an embodiment of the utility model is described.
Storer according to an embodiment of the utility model shown in Figure 3, those skilled in that art can understand, and storer shown in Figure 3 has been removed outermost encapsulation and passivation layer.As shown in Figure 3, this storer comprises storage area, and this storage area is used to store various information.Outer periphery at this storage area is useful on the many signal line that realize steering logic, and every signal line comprises the first metal layer 1.As shown in Figure 3, this first metal layer can form the various logic control line of storer, such as data line, address wire etc.
The signal of storing in order to prevent in the storer is stolen, and has also added second metal level 3 on this first metal layer 1.As shown in Figure 3, this second metal level 3 covers respectively by the first metal layer 1 formed each signal wire, and can add the enable signal of storer on this second metal level 3.Like this, when other people removed this second metal level 3, the enable signal that is added to this second metal level 3 also was removed, thus the data of being stored in can not readout memory.
In order to realize the insulation between the first metal layer 1 and second metal level 3, also be provided with an insulation course 2 betwixt.Shown in the sectional view of Fig. 4, between second metal level of the first metal layer 1 that constitutes logic control line and the described the first metal layer 3 of covering, also be provided with insulation course 2, the effect of this insulation course 2 is to make the first metal layer 1 and 3 insulation of second metal level.
Though the width of second metal level 3 shown in Figure 3 is wideer slightly than the width of the first metal layer 1, those skilled in the art can understand, and they also can have identical width.In addition, those skilled in the art can come at random to select the thickness of second metal level 3 as required.
As mentioned above, because enable signal is added on second metal level of cover data line equisignal line, the data that other people steal in the storer to be stored by sonde method simply and have effectively been prevented.
Abovely be described, but those skilled in the art know various modifications and variations of the present utility model according to preferred embodiment of the present utility model.
Claims (3)
1. storer that the data that can prevent to be stored are stolen, it comprises storage area and the many signal line that is used to store data, it is characterized in that described signal wire comprises:
The first metal layer;
Cover the insulation course of described the first metal layer;
Cover second metal level of described insulation course, be added with the enable signal of described storer on described second metal level.
2. storer as claimed in claim 1 is characterized in that described signal wire is logic control line, data line or the address wire of described storer.
3. storer as claimed in claim 1 or 2 is characterized in that described storer is a nonvolatile memory.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 02216069 CN2531450Y (en) | 2002-03-11 | 2002-03-11 | Storage capable of preventing data being stolen |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 02216069 CN2531450Y (en) | 2002-03-11 | 2002-03-11 | Storage capable of preventing data being stolen |
Publications (1)
Publication Number | Publication Date |
---|---|
CN2531450Y true CN2531450Y (en) | 2003-01-15 |
Family
ID=33695113
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 02216069 Expired - Lifetime CN2531450Y (en) | 2002-03-11 | 2002-03-11 | Storage capable of preventing data being stolen |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN2531450Y (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101246454B (en) * | 2007-02-16 | 2012-05-09 | 张世渡 | Information storage equipment protecting equipment and production method for the same |
-
2002
- 2002-03-11 CN CN 02216069 patent/CN2531450Y/en not_active Expired - Lifetime
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101246454B (en) * | 2007-02-16 | 2012-05-09 | 张世渡 | Information storage equipment protecting equipment and production method for the same |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1082249C (en) | Memory and manufacture thereof | |
US6861267B2 (en) | Reducing shunts in memories with phase-change material | |
CN106601717B (en) | Semiconductor chip module and semiconductor package part including the semiconductor chip module | |
CN100495709C (en) | Memory arrays, methods of forming memory arrays, and methods of forming contacts to bitlines | |
US9219098B2 (en) | Electronic device having flash memory array formed in at different level than variable resistance memory cells | |
JP2588732B2 (en) | Semiconductor storage device | |
JP2002208682A5 (en) | ||
JP2000100975A (en) | Non-volatile semiconductor memory device and manufacture thereof | |
CN106601707A (en) | Semiconductor device having redistribution lines | |
CN103545290B (en) | The antifuse of semiconductor devices, its manufacturing method and semiconductor subassembly and system | |
CN100539154C (en) | The method of cubic memory array and making cubic memory array | |
JP2004006777A (en) | Memory structure | |
JP2003503834A (en) | Semiconductor memory chip module | |
US20020140106A1 (en) | Twisted wordline strapping arrangement | |
CN2531450Y (en) | Storage capable of preventing data being stolen | |
JP2002359316A5 (en) | ||
US11957062B2 (en) | Memory | |
JP2004031917A (en) | Memory structure | |
JPS6173367A (en) | Semiconductor device | |
JP3279263B2 (en) | Manufacturing method of nonvolatile semiconductor memory device | |
US20220165701A1 (en) | Bond pad connection layout | |
KR960043021A (en) | Semiconductor integrated circuit and manufacturing method thereof | |
US7236385B2 (en) | Memory architecture | |
CN1614783A (en) | Nonvolatile semiconductor memory device | |
US7170114B2 (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C17 | Cessation of patent right | ||
CX01 | Expiry of patent term |
Expiration termination date: 20120311 Granted publication date: 20030115 |