CN220603590U - Alternating current synchronous detection circuit - Google Patents
Alternating current synchronous detection circuit Download PDFInfo
- Publication number
- CN220603590U CN220603590U CN202322071609.5U CN202322071609U CN220603590U CN 220603590 U CN220603590 U CN 220603590U CN 202322071609 U CN202322071609 U CN 202322071609U CN 220603590 U CN220603590 U CN 220603590U
- Authority
- CN
- China
- Prior art keywords
- operational amplifier
- input end
- triode
- alternating current
- resistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000001360 synchronised effect Effects 0.000 title claims abstract description 28
- 238000001514 detection method Methods 0.000 title claims abstract description 26
- 230000002159 abnormal effect Effects 0.000 abstract description 4
- 238000007493 shaping process Methods 0.000 abstract description 3
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 2
- 230000007935 neutral effect Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Landscapes
- Measurement Of Current Or Voltage (AREA)
Abstract
The utility model relates to the technical field of UPS power supplies, in particular to an alternating current synchronous detection circuit, which comprises a double operational amplifier, a live wire input end L and a zero line input end N after voltage division, wherein the double operational amplifier comprises a first operational amplifier and a second operational amplifier which are mutually independent, the live wire input end L is connected with the reverse input end of the first operational amplifier, the zero line input end N is connected with the same-direction input end of the first operational amplifier, the pulse synchronous with the alternating current is generated through reverse shaping of a first triode and a second triode by adopting a differential circuit for detection, the single chip microcomputer phase-locked synchronous output SPWM wave is realized, the real-time tracking phase locking is realized, and whether the operation of the alternating current is normal or not is mastered according to the output square wave, so that when the alternating current voltage is abnormal, a control relay switches the power supply of an electric appliance from an alternating current circuit to a direct current inverter circuit, and the normal operation of the electric appliance is ensured.
Description
Technical Field
The utility model relates to the technical field of UPS power supplies, in particular to an alternating current synchronous detection circuit.
Background
The UPS is an uninterruptible power supply, which is mainly used for providing uninterruptible power for equipment with high requirements on power stability.
The UPS power supply can change direct current into alternating current through the dc-to-ac converter, and the rethread relay switches, guarantees the normal work of electrical apparatus, and the UPS power supply that proposes in patent application number "CN201922488994.7", including voltage output, first relay, dc-to-ac converter, second relay, third relay, type circuit structure is comparatively simple, and the cost is lower, convenient maintenance.
However, in the UPS power supply of the prior art, the ac cannot be synchronously detected, and when the ac is abnormal, the switching response to the circuit is slow, so that the switching from the ac circuit to the dc-dc converter circuit cannot be completed quickly.
Disclosure of Invention
The present utility model is directed to an ac synchronous detection circuit, which solves the above-mentioned problems of the prior art.
The aim of the utility model can be achieved by the following technical scheme:
the utility model provides an alternating current synchronous detection circuit, includes two operational amplifier, live wire input L and zero line input N after the bleeder, two operational amplifier include mutually independent first operational amplifier and second operational amplifier, and live wire input L is connected with first operational amplifier's reverse input, and zero line input N is connected with first operational amplifier's syntropy input, and first operational amplifier's output is connected with first triode, and first triode's collecting electrode is connected with the TICK1 stitch of singlechip.
The live wire input end L is connected with the same-direction input end of the second operational amplifier, the zero line input end N is connected with the reverse input end of the second operational amplifier, the output end of the second operational amplifier is connected with a second triode, and the collector electrode of the second triode is connected with the CM1 pin of the singlechip.
Preferably, a first 5V power supply is connected between the live wire input end L and the reverse input end of the first operational amplifier, and the first 5V power supply is used for lifting the voltage at the same-direction input end of the first operational amplifier.
Preferably, a first resistor is arranged between the live wire input end L and the reverse input end of the first operational amplifier, a first feedback resistor is connected between the reverse input end and the output end of the first operational amplifier, the output end of the first operational amplifier is connected with the base electrode of the first triode, and the homodromous input end of the first operational amplifier is connected with a third resistor and a fourth resistor in series.
The alternating current synchronous detection circuit further comprises a second 5V power supply, wherein a TICK1 pin of the singlechip and a collector electrode of the first triode are connected with an output end of the second 5V power supply, and an emitting electrode of the first triode is grounded.
Preferably, the first 5V power supply is connected between the inverting input terminal of the second operational amplifier and the zero line input terminal N, and is used for raising the voltage of the inverting input terminal of the second operational amplifier.
Preferably, a second resistor is connected between the zero line input end N and the reverse input end of the second operational amplifier, a second feedback resistor is connected between the reverse input end and the output end of the second operational amplifier, the output end of the second operational amplifier is connected with the base electrode of the second triode, and the homodromous input end of the second operational amplifier is connected with a fifth resistor and a sixth resistor in series.
The alternating current synchronous detection circuit further comprises a third 5V power supply, wherein a CM1 pin of the singlechip and a collector electrode of the second triode are connected with an output end of the third 5V power supply, and an emitter electrode of the second triode is grounded.
The utility model has the beneficial effects that:
the differential circuit is adopted to detect, the pulse synchronous with the alternating current is generated through the reverse shaping of the first triode and the second triode, the single chip microcomputer phase-locked synchronous output SPWM wave is realized, the real-time tracking phase locking is realized, and whether the operation of the alternating current is normal or not is mastered according to the output square wave, so that when the alternating current voltage is abnormal, the control relay switches the power supply of the electric appliance from the alternating current circuit to the direct current inverter circuit, and the normal operation of the electric appliance is ensured.
Drawings
In order to more clearly illustrate the embodiments of the present utility model or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described, and it will be obvious to those skilled in the art that other drawings can be obtained according to these drawings without inventive effort;
FIG. 1 is a schematic view of the overall structure of the present utility model;
fig. 2 is a schematic diagram of an application of the synchronization detecting circuit in the present utility model.
Reference numerals in the drawings are as follows:
1. the input end of the live wire L,2, the input end of the zero line N,3, the first operational amplifier, 4, the second operational amplifier, 5, the first triode, 6, the second triode, 7, the first 5V power supply, 8, the first resistor, 9, the first feedback resistor, 10, the second 5V power supply, 11, the second resistor, 12, the second feedback resistor, 13, the third 5V power supply, 14, the third resistor, 15, the fourth resistor, 16, the fifth resistor, 17 and the sixth resistor.
Detailed Description
The following description of the embodiments of the present utility model will be made clearly and completely with reference to the accompanying drawings, in which it is apparent that the embodiments described are only some embodiments of the present utility model, but not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the utility model without making any inventive effort, are intended to be within the scope of the utility model.
The utility model provides an alternating current synchronous detection circuit, includes two operational amplifier, live wire input L1 and zero line input N2 after the bleeder, two operational amplifier include mutually independent first operational amplifier 3 and second operational amplifier 4, and live wire input L1 is connected with the reverse input of first operational amplifier 3, and zero line input N2 is connected with the syntropy input of first operational amplifier 3, and the output of first operational amplifier 3 is connected with first triode 5, and the collecting electrode of first triode 5 is connected with the TICK1 stitch of singlechip.
The live wire input end L1 is connected with the same-direction input end of the second operational amplifier 4, the zero line input end N2 is connected with the reverse input end of the second operational amplifier 4, the output end of the second operational amplifier is connected with the second triode 6, and the collector electrode of the second triode 6 is connected with the CM1 pin of the singlechip.
As shown in fig. 1, the voltages at the live wire input end L1 and the neutral wire input end N2 are all voltages of the mains supply, which are formed by resistor voltage division, the input current is alternating current, the 220V voltage of the mains supply is reduced by voltage division, protection is provided for the whole circuit, the first triode 5 and the second triode 6 are NPN type, the first operational amplifier 3 and the second operational amplifier 4 are parts of the same dual operational amplifier, and the dual operational amplifier is LM358.
As shown in fig. 2, the synchronous detection circuit and the relay are both connected with a single chip Microcomputer (MCU) so as to control the relay according to the detection result of the synchronous detection circuit.
A first 5V power supply 7 is connected between the live wire input end L1 and the reverse input end of the first operational amplifier 3, and the first 5V power supply 7 is used for lifting the voltage at the same-direction input end of the first operational amplifier 3.
As shown in FIG. 1, since the single power supply is adopted to supply power, the voltage range of the first operational amplifier 3 is between 0V and 15V, and the voltage of the negative half shaft is prevented from being lower than 0V by lifting the voltage at the same-direction input end of the first operational amplifier 3, so that the generated waveform can be prevented from being deformed, and the complete waveform can be stored.
A first resistor 8 is arranged between the live wire input end L1 and the reverse input end of the first operational amplifier 3, a first feedback resistor 9 is connected between the reverse input end and the output end of the first operational amplifier 3, the output end of the first operational amplifier 3 is connected with the base electrode of the first triode 5, and the homodromous input end of the first operational amplifier 3 is connected with a third resistor 14 and a fourth resistor 15 in series.
As shown in fig. 1, the differential amplifier circuit is composed of a first operational amplifier 3, a first resistor 8, a first feedback resistor 9, a third resistor 14 and a fourth resistor 15, wherein the output terminal voltage of the first operational amplifier 3 is V 1 The positive input terminal voltage of the first operational amplifier 3 is V 3 The voltage at the inverting input of the first operational amplifier 3 is V 2 The resistance at the first feedback resistor 9 is R9, the resistance at the first resistor 8 is R8, the resistance at the third resistor 14 is R14, the resistance at the fourth resistor 15 is R15, and the voltage V at the output end of the first operational amplifier 3 1 ＝(R14+R9)*R15*V 3 /[(R8+R9)*R14]-R9*V 2 R14, when r14=r8, r15=r9, outputs the voltage V 1 ＝(V 3 -V 2 )*R9/R8。
The alternating current synchronous detection circuit further comprises a second 5V power supply 10, wherein a TICK1 pin of the singlechip and a collector electrode of the first triode 5 are connected with an output end of the second 5V power supply 10, and an emitter electrode of the first triode 5 is grounded.
The first 5V power supply 7 is connected between the inverting input terminal of the second operational amplifier 4 and the zero line input terminal N2, and is used for raising the voltage of the inverting input terminal of the second operational amplifier 4.
As in fig. 1, the voltage at the inverting input of the second operational amplifier 4 is raised by the first 5V power supply 7, avoiding the inverting input voltage of the second operational amplifier 4 to be 0.
A second resistor 11 is connected between the zero line input end N2 and the reverse input end of the second operational amplifier 4, a second feedback resistor 12 is connected between the reverse input end and the output end of the second operational amplifier 4, the output end of the second operational amplifier 4 is connected with the base electrode of the second triode 6, and the homodromous input end of the second operational amplifier 4 is connected with a fifth resistor 16 and a sixth resistor 17 in series.
As shown in fig. 1, the output terminal voltage of the second operational amplifier 4 is V 7 The voltage at the positive input of the second operational amplifier 4 is V 5 The voltage at the inverting input of the second operational amplifier 4 is V 6 The resistance at the second feedback resistor 12 is R12, the resistance at the second resistor 11 is R11, the resistance at the fifth resistor 16 is R16, and the seventh resistor 1The resistor at 7 is R17, and the voltage V at the output end of the second operational amplifier 4 7 ＝(R16+R12)*R17*V 5 /[(R11+R12)*R16]-R12*V 6 R16, when r16=r11, r15=r12, outputs the voltage V 7 ＝(V 5 -V 6 )*R12/R11。
The alternating current synchronous detection circuit further comprises a third 5V power supply 13, wherein a CM1 pin of the singlechip and a collector electrode of the second triode 6 are connected with an output end of the third 5V power supply 13, and an emitter electrode of the second triode 6 is grounded.
In fig. 1, the cm1 pin and the dock 1 pin are located on the same single chip, and synchronous detection of the ac circuit is achieved through voltage detection at the external main chip.
The working principle of the alternating current synchronous detection circuit provided by the utility model is as follows:
when the external alternating current works, the voltage is generated at the live wire input end L1, the voltage at the zero line input end N2 is 0, and the voltage output by the first operational amplifier 3 is V 1 ＝(R14+R9)*R15*V 3 /[(R8+R9)*R14]-R9*V 2 R14, if the voltage output by the first operational amplifier 3 turns on the first triode 5, the voltage at the TICK1 is changed from 5V to 0V, and if the voltage output by the first operational amplifier 3 does not turn on the first triode 5, the voltage at the TICK1 is kept at 5V;
the output voltage at the second operational amplifier 4 is V 7 ＝(R16+R12)*R17*V 5 /[(R11+R12)*R16]-R12*V 6 R16, if the voltage output by the second operational amplifier 4 turns on the second triode 6, the voltage at the CM1 is changed from 5V to 0V, and if the voltage output by the second operational amplifier 4 does not turn on the second triode 6, the voltage at the CM1 is kept at 5V;
since the neutral input terminal N2 and the live input terminal L1 are opposite in the connection terminals of the first operational amplifier 3 and the second operational amplifier 4, opposite square waves are output at the CM1 and the dock 1.
Compared with the related art, the alternating current synchronous detection circuit provided by the utility model has the following structure
The beneficial effects are that:
the differential circuit is adopted to detect, the pulse synchronous with the alternating current is generated through the reverse shaping of the first triode 5 and the second triode 6, the SPWM wave is synchronously output by the phase locking of the singlechip, the real-time tracking phase locking is realized, and whether the running of the alternating current is normal or not is mastered according to the output square wave, so that when the alternating current voltage is abnormal, the power supply of the electric appliance is switched to the direct current inverter circuit by the control relay through the alternating current circuit, and the normal work of the electric appliance is ensured.
The foregoing has shown and described the basic principles, principal features and advantages of the utility model. It will be understood by those skilled in the art that the present utility model is not limited to the embodiments described above, and that the above embodiments and descriptions are merely illustrative of the principles of the present utility model, and various changes and modifications may be made without departing from the spirit and scope of the utility model, which is defined in the appended claims.
Claims (7)
1. The alternating current synchronous detection circuit comprises a double operational amplifier, a live wire input end L (1) and a zero line input end N (2) after voltage division, and is characterized in that the double operational amplifier comprises a first operational amplifier (3) and a second operational amplifier (4) which are mutually independent, the live wire input end L (1) is connected with the reverse input end of the first operational amplifier (3), the zero line input end N (2) is connected with the same-direction input end of the first operational amplifier (3), the output end of the first operational amplifier (3) is connected with a first triode (5), and the collector electrode of the first triode (5) is connected with a TICK1 pin of a singlechip;
the live wire input end L (1) is connected with the same-direction input end of the second operational amplifier (4), the zero line input end N (2) is connected with the reverse input end of the second operational amplifier (4), the output end of the second operational amplifier is connected with the second triode (6), and the collector electrode of the second triode (6) is connected with the CM1 pin of the singlechip.
2. An ac synchronous detection circuit according to claim 1, characterized in that a first 5V power supply (7) is connected between the live input terminal L (1) and the inverting input terminal of the first operational amplifier (3), the first 5V power supply (7) being adapted to boost the voltage at the co-directional input terminal of the first operational amplifier (3).
3. An ac synchronous detection circuit according to claim 2, characterized in that a first resistor (8) is arranged between the live wire input and terminal L (1) and the inverting input terminal of the first operational amplifier (3), a first feedback resistor (9) is connected between the inverting input terminal and the output terminal of the first operational amplifier (3), the output terminal of the first operational amplifier (3) is connected with the base of the first triode (5), and the homodromous input terminal of the first operational amplifier (3) is connected with a third resistor (14) and a fourth resistor (15) in series.
4. The alternating current synchronous detection circuit according to claim 3, further comprising a second 5V power supply (10), wherein a time 1 pin of the single chip microcomputer and a collector of the first triode (5) are connected with an output end of the second 5V power supply (10), and an emitter of the first triode (5) is grounded.
5. An ac synchronous detection circuit according to claim 2, characterized in that the first 5V power supply (7) is connected between the inverting input of the second operational amplifier (4) and the zero line input N (2) for boosting the voltage of the inverting input of the second operational amplifier (4).
6. An ac synchronous detection circuit according to claim 5, wherein a second resistor (11) is connected between the zero line input terminal N (2) and the inverting input terminal of the second operational amplifier (4), a second feedback resistor (12) is connected between the inverting input terminal and the output terminal of the second operational amplifier (4), the output terminal of the second operational amplifier (4) is connected with the base of the second triode (6), and the co-directional input terminal of the second operational amplifier (4) is connected with a fifth resistor (16) and a sixth resistor (17) in series.
7. The alternating current synchronous detection circuit according to claim 6, further comprising a third 5V power supply (13), wherein the CM1 pin of the single chip microcomputer and the collector of the second triode (6) are connected with the output end of the third 5V power supply (13), and the emitter of the second triode (6) is grounded.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202322071609.5U CN220603590U (en) | 2023-08-03 | 2023-08-03 | Alternating current synchronous detection circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202322071609.5U CN220603590U (en) | 2023-08-03 | 2023-08-03 | Alternating current synchronous detection circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN220603590U true CN220603590U (en) | 2024-03-15 |
Family
ID=90181984
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202322071609.5U Active CN220603590U (en) | 2023-08-03 | 2023-08-03 | Alternating current synchronous detection circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN220603590U (en) |
-
2023
- 2023-08-03 CN CN202322071609.5U patent/CN220603590U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103219877B (en) | A kind of capacitor discharging circuit and changer | |
| CN202256476U (en) | Zero passage signal detection circuit | |
| US20140003103A1 (en) | Multi-level inverter apparatus and methods using variable overcurrent response | |
| CN104734264A (en) | Online interactive uninterruptible power supply and control method thereof | |
| CN201378801Y (en) | AC/DC converting circuit and motor controller employing same | |
| CN108414873A (en) | A kind of three-phase inverter power device open fault detection method | |
| TW202038038A (en) | Totem-pole bridgeless pfc conversion device and method of operating the same | |
| CN101464720B (en) | Power supplier | |
| CN102904429A (en) | Soft start method and device of busbar voltage of alternating-current servo actuator | |
| CN201490688U (en) | Phase sequence converter | |
| CN220603590U (en) | Alternating current synchronous detection circuit | |
| CN103973134A (en) | Direct-current power device and PWM (pulse width modulation) pulse control method for improving power factor thereof | |
| CN202889185U (en) | Soft start device of busbar voltage of AC current servo driver | |
| JP6141697B2 (en) | Inverter device | |
| CN109873487B (en) | Master-slave backup method for three-phase three-level VIENNA rectifier | |
| CN217486402U (en) | Double-mode inverter | |
| CN103515977A (en) | Single-phase integral energy feedback device | |
| CN203135735U (en) | Continuous current plant | |
| CN115514201A (en) | Compatible simultaneous alternating current and direct current dual-input power supply device and control circuit thereof | |
| CN203733719U (en) | Full wave resistive and capacitive voltage reduction relay drive circuit | |
| CN204156541U (en) | A kind of microcomputer controlled photovoltaic synchronization inverter system | |
| CN116054598A (en) | Energy-storage type variable-frequency transmission device | |
| CN203944975U (en) | For the open-phase protection circuit of inverter type welder | |
| CN2419726Y (en) | Automatic compensator for power factor of network | |
| CN203617924U (en) | DC silicon rectifier power supply |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |