CN219124194U - Differential voltage-controlled multi-state gate control circuit and control system - Google Patents
Differential voltage-controlled multi-state gate control circuit and control system Download PDFInfo
- Publication number
- CN219124194U CN219124194U CN202320085611.5U CN202320085611U CN219124194U CN 219124194 U CN219124194 U CN 219124194U CN 202320085611 U CN202320085611 U CN 202320085611U CN 219124194 U CN219124194 U CN 219124194U
- Authority
- CN
- China
- Prior art keywords
- input end
- voltage
- input
- output
- output end
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B20/00—Energy efficient lighting technologies, e.g. halogen lamps or gas discharge lamps
- Y02B20/40—Control techniques providing energy savings, e.g. smart controller or presence detection
Landscapes
- Amplifiers (AREA)
Abstract
The utility model relates to the technical field of radio frequency power amplification, in particular to a differential voltage-controlled multi-state gate control circuit and a control system, wherein the differential voltage-controlled multi-state gate control circuit comprises: the subtracter comprises a first input end, a second input end and a first output end, wherein the first input end and the second input end respectively input voltage signals with a first preset voltage difference; the first comparator comprises a first positive input end, a first reverse input end and a second output end; the second comparator comprises a second positive input end, a second negative input end and a third output end; the AND gate comprises a third input end, a fourth input end and a fourth output end; the first output end is respectively connected with the first forward input end and the second reverse input end, the second output end is connected with the third input end, the third output end is connected with the fourth input end, and the differential voltage-controlled multi-state gate control circuit can be used for realizing logic control to replace a control unit of an MCU or an FPGA, so that resources are effectively saved.
Description
Technical Field
The utility model relates to the technical field of radio frequency power amplification, in particular to a differential voltage-controlled multi-state gate control circuit and a control system.
Background
In the current field of radio frequency power amplification, MCU or FPGA is adopted for logic control, and when MCU or FPGA is adopted for logic control, if the control logic of controlled equipment is simpler, resource waste is caused by adopting MCU or FPGA.
Therefore, how to use a simple circuit to replace an MCU or an FPGA to realize simple logic control is a technical problem to be solved.
Disclosure of Invention
The present utility model has been made in view of the above problems, and it is an object of the present utility model to provide a differential voltage controlled multi-state gate control circuit and control system that overcomes or at least partially solves the above problems.
In a first aspect, the present utility model provides a differential voltage controlled multi-state gate control circuit comprising:
the subtracter comprises a first input end, a second input end and a first output end, wherein the first input end and the second input end respectively input voltage signals with a first preset voltage difference;
the first comparator comprises a first positive input end, a first reverse input end and a second output end;
the second comparator comprises a second positive input end, a second negative input end and a third output end;
the AND gate comprises a third input end, a fourth input end and a fourth output end;
the first output end is respectively connected with the first forward input end and the second reverse input end, the second output end is connected with the third input end, and the third output end is connected with the fourth input end.
Further, the method further comprises the following steps:
the differential signal generator comprises a fifth input end, a fifth output end and a sixth output end, wherein the fifth input end inputs a preset voltage signal, the fifth output end and the sixth output end respectively output the voltage signal with a first preset voltage difference, the fifth output end is connected with the first input end, and the sixth output end is connected with the second input end.
Further, the differential signal generator and the subtracter are connected through a differential bus, and the differential bus adopts twisted pairs.
Further, a first amplifier is connected between the fifth output and the first input;
and a second amplifier is connected between the sixth output end and the second input end, and the amplification factors of the first amplifier and the second amplifier are the same.
Further, the first reverse input end inputs a first reference voltage, the second forward input end inputs a second reference voltage, and a second preset voltage difference is arranged between the first reference voltage and the second reference voltage.
In a second aspect, the present utility model also provides a control system, including:
the controlled device and the differential voltage-controlled multi-state gate control circuit in the first aspect, wherein the differential voltage-controlled multi-state gate control circuit is connected with the controlled device.
Further, when the number of the controlled devices is N, the number of the differential voltage-controlled multi-state gate control circuits is N, and the number of the N differential voltage-controlled multi-state gate control circuits is one-to-one corresponding to the number of the N controlled devices.
Further, the controlled device is specifically an LED lamp.
One or more technical solutions in the embodiments of the present utility model at least have the following technical effects or advantages:
the utility model provides a differential voltage-controlled multi-state gate control circuit, which comprises: the subtracter comprises a first input end, a second input end and a first output end, wherein the first input end and the second input end respectively input voltage signals with a first preset voltage difference; the first comparator comprises a first positive input end, a first reverse input end and a second output end; the second comparator comprises a second positive input end, a second negative input end and a third output end; the AND gate comprises a third input end, a fourth input end and a fourth output end; the first output end is respectively connected with the first forward input end and the second reverse input end, the second output end is connected with the third input end, the third output end is connected with the fourth input end, and the differential voltage-controlled multi-state gate control circuit can be used for realizing logic control to replace a control unit of an MCU or an FPGA, so that resources are effectively saved.
Drawings
Various other advantages and benefits will become apparent to those of ordinary skill in the art upon reading the following detailed description of the preferred embodiments. The drawings are only for purposes of illustrating the preferred embodiments and are not to be construed as limiting the utility model. Also throughout the drawings, like reference numerals are used to designate like parts. In the drawings:
FIG. 1 shows a schematic diagram of a differential voltage-controlled multi-state gate control circuit in an embodiment of the utility model;
FIG. 2 is a schematic diagram of another differential voltage controlled multi-state gate control circuit according to an embodiment of the present utility model;
FIG. 3 is a schematic diagram of a simulation structure of a differential voltage-controlled multi-state gate control circuit according to an embodiment of the present utility model;
FIG. 4 is a schematic diagram showing simulation results of a preset voltage of +5V in an embodiment of the present utility model;
fig. 5 is a schematic diagram showing a simulation result of the preset voltage of +10v in the embodiment of the present utility model.
Description of the embodiments
Exemplary embodiments of the present disclosure will be described in more detail below with reference to the accompanying drawings. While exemplary embodiments of the present disclosure are shown in the drawings, it should be understood that the present disclosure may be embodied in various forms and should not be limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the disclosure to those skilled in the art.
It should be noted that: like reference numerals and letters denote like items in the following figures, and thus once an item is defined in one figure, no further definition or explanation thereof is necessary in the following figures. Meanwhile, in the description of the present utility model, the terms "first", "second", and the like are used only to distinguish the description, and are not to be construed as indicating or implying relative importance.
The embodiment of the utility model provides a differential voltage-controlled multi-state gate control circuit, as shown in figure 1, comprising:
a subtractor 101 including a first input 1011, a second input 1012, and a first output 1013, the first input 1011 and the second input respectively inputting a voltage signal having a first preset voltage difference;
a first comparator 102 comprising a first positive input 1021, a first negative input 1022, and a second output 1023;
a second comparator 103 comprising a second positive input 1031, a second negative input 1032 having a third output store 1033;
and gate 104, including third input 1041, fourth input 1042, and fourth output 1043;
the first output 1013 is connected to the first positive input 1021 and the second negative input 1032, respectively, the second output 1023 is connected to the third input 1041, and the third output 1033 is connected to the fourth input 1042.
The control principle of the differential voltage-controlled multi-state gate control circuit is that a voltage signal with a first preset voltage difference is input, and the first output terminal 1013 of the subtractor 101 outputs a voltage difference signal, and the voltage difference signal when being located between the first reference voltage of the first comparator 102 and the second reference voltage of the second comparator 103, causes the fourth output terminal 1043 of the and gate 104 to output a high level, so as to control the controlled device to be turned on.
Of course, when the voltage difference signal exceeds the first reference voltage and the second reference voltage, the fourth output terminal 1043 of the and gate 104 outputs a low level, so as to control the controlled device to be turned off.
The first inverting input 1022 of the first comparator 102 and the second non-inverting input 1031 of the second comparator 103 respectively input reference voltages, specifically, the first inverting input 1022 inputs a first reference voltage, the second non-inverting input 1031 inputs a second reference voltage, and a second preset voltage difference is provided between the first reference voltage and the second reference voltage. The first reference voltage and the second reference voltage are preset and can be set for different controlled devices.
In an alternative embodiment, in order to obtain the voltage signal with the first preset differential pressure, a differential signal generator may be used, as shown in fig. 2, where the differential signal generator 201 includes a fifth input 2011, a fifth output 2012, and a sixth output 2013, where the fifth input 2011 inputs the preset voltage signal, the fifth output 2012 and the sixth output 2013 respectively output the voltage signal with the first preset differential pressure, the fifth output 2012 is connected to the first input 1011, and the sixth output 2013 is connected to the second input 1012.
Of course, the differential signal generator 201 may be replaced by a potentiometer, a mechanical knob, or a differential signal generated by another voltage source, which is not described in detail herein.
The differential signal generator 201 and the subtractor 101 are connected by a differential bus, the differential bus is controlled by twisted pair, and if a power supply or other places are interfered, the control result is not interfered, so that the overall anti-interference performance is improved.
The differential signal generator 201 is capable of generating a voltage signal having a voltage difference that is too small to perform subsequent control, and therefore, the first amplifier 202 is connected between the fifth output 2012 and the first input 1011 of the differential signal generator 201, and the second amplifier 203 is connected between the sixth output 2013 and the second input 1012 of the differential signal generator 201, and the amplification factor of the first amplifier 202 is the same as that of the second amplifier 203. The corresponding voltage signals are amplified in the same proportion by the first amplifier 203 and the second amplifier 203, so that the first preset voltage difference is increased, and a wider voltage difference comparison is conveniently provided for the follow-up.
To verify the control reliability of the differential voltage controlled multi-state gate control circuit, the differential voltage controlled multi-state gate control circuit is simulated using a simulation circuit diagram as described in fig. 3.
The preset voltage signal is +5V, two fixed value resistors R5 and R6 and an R7 potentiometer divide the +5V voltage to generate a pair of voltage signals with a first preset voltage difference, the voltage signals are amplified in the same proportion through a first amplifier U7A and a second amplifier U8A, the two amplifiers all adopt LM2902VD chips, the feedback resistor and the reverse end-to-ground resistor of the chips are all 1kΩ, and the amplification factors can be known as follows according to the amplification principle of the amplifiers:
when the input voltage of the same-phase end is 1V, the output of the LM2902VD chip is 2V, so that the voltage difference of the debugging range is widened, and then 120 omega resistors are added between buses, and the buses are twisted in pairs and wound in different colors, so that the anti-interference capability is improved.
Then, the voltage values output by the two operational amplifiers are connected to the subtracter 101, and the subtracter 101 adopts a UA741CD chip, and the output voltage values are the following difference between the non-inverting terminal and the inverting terminal:
the negative feedback resistor is a reverse-side resistor, a same-side ground resistor, a reverse-side input voltage, a same-side input voltage, and a subtractor 101 output voltage value.
For example, when the input voltage is 1V and 9V, these variables are brought into the above equation as shown, resulting in a value equal to 8V, consistent with the results.
The result output by subtractor 101 is then coupled to a first positive input 1021 of first comparator 102 and to a second negative input 1032 of second comparator 103, respectively, both of which employ LM293P chips. When the forward input voltage of the LM293P chip is greater than the reverse input voltage, the output terminal will output a high level, otherwise it is low. One of the two comparators compares with the high end of the output voltage, and the other compares with the low end of the output voltage to obtain the intersection. Only when both conditions are satisfied, and gate 104 will output a high level at the same time,
for example, in fig. 3, the voltage of +5v is divided by the two resistors from the second reference voltage source of the second comparator U4A, the second reference voltage is 2.5V, and the first reference voltage of the first comparator U5A is 1.25V.
Assuming that the subtractor 101 output is 2V and the 2V voltage is the second inverting input terminal of the second comparator 103, the voltage 2V of the input of the second inverting input terminal is less than the second reference voltage 2.5V, then the output of the second comparator U4A is high.
The first reference voltage of the first comparator U5A is 1.25V, and the first reference voltage is input to the first inverting input 1022, and the first non-inverting input 2V is greater than the first inverting input 1.25V, so the output of the first comparator U5A is also high.
If the first output terminal of the subtractor 101 outputs a voltage of 3V, the second inverting input terminal voltage of the second comparator U4A will be greater than the first reference voltage of 2.5V input from the first positive input terminal, so the second comparator U4A outputs a low level. The first comparator U5A outputs a high level similarly.
The outputs of the two comparators are respectively used as two inputs of the subsequent AND gate 104, the AND gate 104 outputs a high level only when the outputs of the two comparators are simultaneously high level, otherwise outputs a low level.
The controlled device is controlled to be turned on when the AND gate 104 outputs a high level, and turned off when the AND gate 104 outputs a low level.
In any circuit, the stability of the supply voltage is critical, and the immunity to supply voltage disturbances is also within the design considerations. When the power supply is affected, the utility model can still maintain the normal control logic function (when in use, the input voltage of the chip is noted so as to avoid the chip not working normally, and now, for example, under the condition that the withstand voltage value of the chip is not fully considered, the control logic is analyzed under the condition that the chip can still work normally under the condition of wide voltage fluctuation):
now that the analog supply voltage is disturbed, as shown in fig. 3, the preset voltage VCC is changed from +5v to +10v, the voltage values output by the two operational amplifiers will change, and thus the voltage value obtained by the subtractor 101 will be affected, and the reference voltage of the subsequent comparator will also change.
Assume that the preset voltage VCC is +5v: two operational amplifiers: the voltages input to the first amplifier U7A and the second amplifier U8A are 2.917V and 2.084V respectively, the corresponding output voltages are 5.837V and 4.171V respectively, the result output from the subtractor 101 is 1.667V, the second reference voltage of the second comparator U4A is 2.5V, the reference voltage of the first comparator U5A is 2.5V and 1.25V respectively, so that the second comparator U4A and the first comparator U5A will output high levels, and the and gate 104 will output high levels as well, the simulation result is shown in fig. 4: channel a is the input voltage of the first amplifier U7A, channel B is the input voltage of U8A, and channel D is the output level of and gate 104.
Assuming that the preset voltage is +10V, the slide rheostat is kept unchanged, the input voltages of the first amplifier U7A and the second amplifier U8A are about 5.834V and 4.168V respectively, and the corresponding output voltages are 11.67V and 8.338V respectively; the voltage difference after the result output by subtractor 101 is approximately 3.335V. Since the preset voltage is changed, the reference voltage will also be changed, the original reference voltages of the second comparator U4A and the first comparator U5A will be changed to 5V and 2.5V respectively, and the result output by the subtractor 101 is 3.335V, so that the intersection is still satisfied, the two comparators will be output as high level at the same time, and the and gate 104 will be output as high level, so that the result is still not affected by the power voltage. The simulation results are shown in fig. 5 below: channel a is the input voltage of the first amplifier U7A, channel B is the input voltage of the second amplifier U8A, and channel D is the output level of the and gate 104.
And the opening and closing of the controlled equipment are controlled by controlling the magnitude of the preset voltage. And furthermore, a control unit of an MCU or an FPGA is replaced, so that resources are effectively saved.
One or more technical solutions in the embodiments of the present utility model at least have the following technical effects or advantages:
the utility model provides a differential voltage-controlled multi-state gate control circuit, which comprises: the subtracter comprises a first input end, a second input end and a first output end, wherein the first input end and the second input end respectively input voltage signals with a first preset voltage difference; the first comparator comprises a first positive input end, a first reverse input end and a second output end; the second comparator comprises a second positive input end, a second negative input end and a third output end; the AND gate comprises a third input end, a fourth input end and a fourth output end; the first output end is respectively connected with the first forward input end and the second reverse input end, the second output end is connected with the third input end, the third output end is connected with the fourth input end, and the differential voltage-controlled multi-state gate control circuit can be used for realizing logic control to replace a control unit of an MCU or an FPGA, so that resources are effectively saved.
Examples
Based on the same inventive concept, the embodiment of the utility model also provides a control system, which comprises a controlled device and the differential voltage-controlled multi-state gate control circuit in the first embodiment, wherein the differential voltage-controlled multi-state gate control circuit is connected with the controlled device.
The differential voltage-controlled multi-state gate control circuit comprises a subtracter, a first comparator, a second comparator and an AND gate, wherein a first output end of the subtracter is respectively connected with a first forward input end of the first comparator and a second reverse input end of the second comparator, a second output end of the first comparator is connected with a third input end of the AND gate, and a third output end of the second comparator is connected with a fourth input end of the AND gate.
In an alternative embodiment, when the controlled devices are N, the number of the differential voltage-controlled multi-state gate control circuits is N, and the N differential voltage-controlled multi-state gate control circuits are in one-to-one correspondence with the N controlled devices.
In an alternative embodiment, the controlled device is in particular an LED lamp.
When a plurality of LED lamps need to be controlled, a differential voltage-controlled multi-state gate control circuit is connected to each corresponding LED lamp, and different LED lamps can be independently controlled by setting the reference voltage in each differential voltage-controlled multi-state gate control circuit.
Meanwhile, each of the plurality of LED lamps corresponds to a differential voltage-controlled multi-state gate control circuit, and the differential signal generator, the first amplifier and the second amplifier can share one differential signal generator.
While preferred embodiments of the present utility model have been described, additional variations and modifications in those embodiments may occur to those skilled in the art once they learn of the basic inventive concepts. It is therefore intended that the following claims be interpreted as including the preferred embodiments and all such alterations and modifications as fall within the scope of the utility model.
It will be apparent to those skilled in the art that various modifications and variations can be made to the present utility model without departing from the spirit or scope of the utility model. Thus, it is intended that the present utility model also include such modifications and alterations insofar as they come within the scope of the appended claims or the equivalents thereof.
Claims (8)
1. A differential voltage controlled multi-state gate control circuit, comprising:
the subtracter comprises a first input end, a second input end and a first output end, wherein the first input end and the second input end respectively input voltage signals with a first preset voltage difference;
the first comparator comprises a first positive input end, a first reverse input end and a second output end;
the second comparator comprises a second positive input end, a second negative input end and a third output end;
the AND gate comprises a third input end, a fourth input end and a fourth output end;
the first output end is respectively connected with the first forward input end and the second reverse input end, the second output end is connected with the third input end, and the third output end is connected with the fourth input end.
2. The differential voltage controlled multi-state gate control circuit of claim 1, further comprising:
the differential signal generator comprises a fifth input end, a fifth output end and a sixth output end, wherein the fifth input end inputs a preset voltage signal, the fifth output end and the sixth output end respectively output the voltage signal with a first preset voltage difference, the fifth output end is connected with the first input end, and the sixth output end is connected with the second input end.
3. The differential voltage controlled multi-state gate control circuit of claim 2 wherein said differential signal generator and said subtractor are connected by a differential bus, said differential bus employing twisted pairs.
4. The differential voltage controlled multi-state gate control circuit of claim 2, wherein a first amplifier is connected between the fifth output terminal and the first input terminal;
and a second amplifier is connected between the sixth output end and the second input end, and the amplification factors of the first amplifier and the second amplifier are the same.
5. The differential voltage-controlled multi-state gate control circuit of claim 1, wherein the first inverting input inputs a first reference voltage and the second inverting input inputs a second reference voltage, the first reference voltage and the second reference voltage having a second predetermined voltage difference therebetween.
6. A control system, comprising:
a controlled device and a differential voltage controlled multi-state gate control circuit as claimed in claim 1, said differential voltage controlled multi-state gate control circuit being connected to said controlled device.
7. The control system of claim 6, wherein when the number of controlled devices is N, the number of differential voltage controlled multi-state gate control circuits is N, and the number of N differential voltage controlled multi-state gate control circuits is one-to-one corresponding to the number of N controlled devices.
8. The control system of claim 6, wherein the controlled device is a LED lamp.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202320085611.5U CN219124194U (en) | 2023-01-30 | 2023-01-30 | Differential voltage-controlled multi-state gate control circuit and control system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202320085611.5U CN219124194U (en) | 2023-01-30 | 2023-01-30 | Differential voltage-controlled multi-state gate control circuit and control system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN219124194U true CN219124194U (en) | 2023-06-02 |
Family
ID=86522835
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202320085611.5U Active CN219124194U (en) | 2023-01-30 | 2023-01-30 | Differential voltage-controlled multi-state gate control circuit and control system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN219124194U (en) |
-
2023
- 2023-01-30 CN CN202320085611.5U patent/CN219124194U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0267017A1 (en) | TTL/CMOS compatible input buffer | |
| CN109753099B (en) | Digital analog double-loop low dropout linear voltage regulator | |
| CN104777869A (en) | Quickly responded low dropout regulator capable of dynamically adjusting reference voltage | |
| CN110703010A (en) | Test circuit | |
| CN103747599A (en) | Current stabilizing control circuit, corresponding circuit combination and current stabilizing control method | |
| CN219124194U (en) | Differential voltage-controlled multi-state gate control circuit and control system | |
| CN107222213B (en) | Analog-to-digital converter based on single chip microcomputer technology | |
| CN104038207A (en) | Switchover circuit and electronic device | |
| CN211554774U (en) | Power supply circuit capable of providing different output voltages and electronic device | |
| CN203720696U (en) | Current stabilizing control circuit and corresponding circuit combination | |
| CN115240757A (en) | Voltage bias circuit, solid state disk test system and control method thereof | |
| CN108304021B (en) | Clamping circuit | |
| KR930003343Y1 (en) | Output control instrument of multiplexer | |
| CN114640099B (en) | High-voltage input protection circuit and driving chip | |
| CN112462839B (en) | Segmentation parameter setting circuit and setting method | |
| CN116880656B (en) | JFET high-voltage stabilizing circuit with constant current feedback | |
| CN218939219U (en) | Circuit structure for expanding brightness adjustment fineness of screen backlight | |
| CN219420745U (en) | Multiplexing multi-interface circuit structure | |
| CN112152605B (en) | Three-way current frequency conversion circuit without comparator | |
| CN108387773A (en) | Voltage monitoring circuit | |
| CN220896669U (en) | Comparator | |
| CN113765369B (en) | Novel voltage conversion circuit for converting positive voltage into negative voltage in complex power domain | |
| CN202583930U (en) | Circuit capable of dynamically adjusting working current of power device | |
| CN116185118B (en) | Voltage generating circuit of relative power supply | |
| CN217846925U (en) | Control circuit and control system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |