CN218633869U - Differential amplifier circuit and electronic equipment - Google Patents
Differential amplifier circuit and electronic equipment Download PDFInfo
- Publication number
- CN218633869U CN218633869U CN202223162462.2U CN202223162462U CN218633869U CN 218633869 U CN218633869 U CN 218633869U CN 202223162462 U CN202223162462 U CN 202223162462U CN 218633869 U CN218633869 U CN 218633869U
- Authority
- CN
- China
- Prior art keywords
- differential amplifiers
- differential
- differential amplifier
- amplifiers
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Amplifiers (AREA)
Abstract
The utility model discloses a differential amplifier circuit and electronic equipment, the differential amplifier circuit includes a plurality of differential amplifiers and a plurality of transformers; the plurality of differential amplifiers are connected in series; each differential amplifier is correspondingly connected with one transformer, and one transformer is connected between different differential amplifiers; at least one differential amplifier is reversely connected with the corresponding transformer; by reversely connecting the transformer in at least one differential amplifier, the ground bounce signal generated by the reversely connected differential amplifier is reversed and has a phase opposite to that of the ground bounce signal generated by the other normally connected differential amplifier, so that at least a part of the ground bounce signal can be offset, the ground bounce effect can be improved, the phase distortion can be reduced, and the stability of the series differential amplifier can be improved.
Description
Technical Field
The utility model relates to a differential amplifier field especially relates to a differential amplifier circuit and electronic equipment.
Background
The microwave amplifier of the mainstream today is an amplifier with a differential structure, as shown in fig. 1, a serial differential amplifier is formed by serially connecting amplifier units (AMP _1, AMP _2, \8230;, AMP _ N), and a transformer (TF _1, TF _2, \8230;, 8230;, TF _ N) is connected to the rear end of each amplifier unit, and impedance matching between stages is performed by the transformer, so that the advantages of simplicity and small area are obtained.
Fig. 2 shows a detailed differential amplifier circuit, in which the transistors M1, M2, M3, M4 constitute an amplifier, and a plurality of Bypass capacitors (Bypass capacitors) are required in the amplifier to provide a desired low impedance. The bypass capacitors are typically tied to ground, which may be referred to as Ideal ground (Ideal ground), to provide Ideal signal rejection for the amplifier.
However, in a practical amplifier, particularly in the millimeter wave high frequency band, the ideal node generates parasitic effects, which cause the non-ideal effects to be more pronounced.
Fig. 3 is a schematic diagram showing the parasitic effect generated by the series differential amplifier, and Lgnd is the non-ideal equivalent inductance of the ground. Because the non-ideal inductor will transmit signal, i.e. ground bounce signal will be generated. These ground bounce signals can produce a positive phase combination effect (in phase combination) in the circuit loop, thereby affecting the phase, causing phase distortion and causing stability problems for the series differential amplifier.
SUMMERY OF THE UTILITY MODEL
The utility model discloses the technical problem that will solve is: provided are a differential amplifier circuit and an electronic device, which can improve the ground bounce effect.
In order to solve the technical problem, the utility model discloses a technical scheme be:
a differential amplifier circuit includes a plurality of differential amplifiers and a plurality of transformers;
the plurality of differential amplifiers are connected in series;
each differential amplifier is correspondingly connected with one transformer, and one transformer is connected between different differential amplifiers;
at least one of the differential amplifiers is connected in reverse with its corresponding transformer.
In order to solve the technical problem, the utility model discloses a another technical scheme be:
an electronic device includes the differential amplifier circuit.
The beneficial effects of the utility model reside in that: in the series differential amplifier circuit, each differential amplifier is correspondingly connected with a transformer, a transformer is connected between different differential amplifiers, at least one differential amplifier is reversely connected with the corresponding transformer, and the reverse connection of the transformer in at least one differential amplifier enables the ground bounce signal generated by the differential amplifier in the reverse connection to be reverse and opposite in phase to the ground bounce signal generated by other differential amplifiers in normal connection, so that at least a part of the ground bounce signal can be offset, the ground bounce effect can be improved, the phase distortion can be reduced, and the stability of the series differential amplifier can be improved.
Drawings
FIG. 1 is a schematic diagram of a prior art serial differential amplifier;
FIG. 2 is a schematic diagram of a prior art serial differential amplifier with a bypass capacitor connected thereto;
FIG. 3 is a schematic diagram of the parasitic effect generated by the prior art series differential amplifier;
fig. 4 is a schematic diagram of a differential amplifier circuit according to an embodiment of the present invention;
fig. 5 is a simulation comparison diagram of the differential amplifier circuit according to the embodiment of the present invention and a conventional differential amplifier circuit.
Detailed Description
In order to explain the technical contents, the objects and the effects of the present invention in detail, the following description is made with reference to the accompanying drawings in combination with the embodiments.
The differential amplifier circuit and the electronic device of the present application can be applied to a series differential amplifier to improve the ground bounce effect, and are described in the following by specific embodiments:
in an alternative embodiment, referring to fig. 4, a differential amplifier circuit includes a plurality of differential amplifiers and a plurality of transformers;
the plurality of differential amplifiers are connected in series;
each differential amplifier is correspondingly connected with one transformer, and one transformer is connected between different differential amplifiers;
at least one differential amplifier is reversely connected with the corresponding transformer;
wherein said at least one differential amplifier is connected in reverse with its corresponding transformer comprising:
the connection between at least one differential amplifier and the corresponding transformer is in reverse phase connection, and the connection between other differential amplifiers and the corresponding transformers is in-phase connection;
the differential amplifier can be adapted to different wave bands, and is a microwave differential amplifier in this embodiment, that is, in this embodiment, the differential amplifier operates in a microwave band, such as a millimeter wave high-frequency band;
specifically, the reversely connecting the differential amplifier and the corresponding transformer comprises:
the output end of the differential amplifier is reversely connected with the input end of the corresponding transformer;
in this embodiment, as shown in fig. 4, the differential amplifier circuit includes two differential amplifiers AMP _1 and AMP _2 connected in series, each differential amplifier is connected to a corresponding transformer, that is, a transformer is connected to the two differential amplifiers AMP _1 and AMP _2, wherein two output terminals of the differential transformer AMP _2 are connected in opposite directions to two input terminals of the corresponding transformer, that is, in a cross-connection manner, that is, in an opposite phase connection manner, and two output terminals of the differential transformer AMP _1 are connected in the same phase as two input terminals of the corresponding transformer, specifically, for example, two output terminals of the differential amplifier AMP _2 are Vout2+ and Vout2+ respectively, two input terminals of the corresponding transformer of the differential amplifier AMP _2 are Tin2+ and Tin2+ respectively, two output terminals of the corresponding differential amplifier AMP _1 are Vout1+ and Tin1 respectively, vout2+ and Tin1+ of the corresponding transformer of the differential amplifier AMP _1 are connected to Vout 2-Vout, vout 2-is connected to Tin2+ and Tin1+ of the corresponding transformer, and Vout + 1 is connected to Vout + 1-Vout 2;
fig. 3 is a schematic diagram of waveforms of ground bounce signals generated by a series-connected differential amplifier of the prior art corresponding to the differential amplifier circuit shown in fig. 4 of the present embodiment, wherein each differential amplifier of fig. 3 is connected to its corresponding transformer in a conventional manner, i.e., in phase;
as can be seen from comparing the waveform diagrams of the ground bounce signals shown in fig. 3 and fig. 4, in fig. 3, the ground bounce signals generated by each differential amplifier are in the same phase, so that a positive phase superposition effect is generated, and the larger the ground bounce signal is after superposition, the larger the influence on the stability of the series differential amplifier is; in fig. 4, because one differential amplifier AMP _2 is connected in an anti-phase manner with its corresponding transformer, the ground bounce signal generated by the differential amplifier AMP _2 is in a reverse direction, and the ground bounce signal generated by the other differential amplifier AMP _1 is in a forward direction, and the ground bounce signals generated by the two differential amplifiers are exactly cancelled, so that the magnitude of the ground bounce signal is greatly reduced, and the stability and phase distortion problems of the serial differential amplifiers are effectively improved;
fig. 5 is a simulation comparison diagram of the differential amplifier circuit according to the present embodiment and a conventional differential amplifier circuit, in which the abscissa indicates Frequency, the ordinate indicates Forward Gain or reverse isolation, the smaller the isolation is, the better the isolation is, the dotted line indicates the conventional differential amplifier circuit, the solid line indicates the differential amplifier circuit according to the present embodiment having an inverted connection relationship, and it can be seen from the comparison diagram that the reverse isolation of the differential amplifier circuit according to the present embodiment is improved more than that of the conventional differential amplifier circuit in the case where the Forward Gain is not much.
In an alternative embodiment, the differential amplifier of each stage comprises two parallel branches connected in parallel, each of said parallel branches comprising a transistor, i.e. each stage of the differential amplifier comprises two transistors connected in parallel, which may be connected as follows: the grid electrodes of the two transistors are used as input ends, the drain electrodes are used as output ends, and the source electrodes are grounded.
In another alternative embodiment, the differential amplifier of each stage includes two parallel branches connected in parallel, each of the parallel branches includes two transistors connected in series, that is, each differential amplifier of each stage includes four transistors, each parallel branch has two transistors connected in series, for example, two transistors of a first parallel branch are M1 and M2, two transistors of a second parallel branch are M3 and M4, M1 corresponds to M3, and M2 corresponds to M4, and the two transistors may be connected as follows: the drains of M1 and M3 are used as output ends, the gates of M1 and M3 are grounded after being connected with the bypass capacitor, the source of M1 is connected with the drain of M2, the source of M3 is connected with the drain of M4, the gates of M2 and M4 are used as input ends, and the sources of M2 and M4 are grounded after being connected with the inductor.
Since the ground bounce signal generated by each stage of differential amplifier is a superposition of the ground bounce signal generated by each stage of differential amplifier if the differential amplifier and the corresponding transformer are connected in the same phase as the conventional connection, and the ground bounce signal generated by at least one stage of differential amplifier is a reverse phase connection to at least partially cancel the ground bounce signal generated by the other conventional connection, the ground bounce signal generated by the differential amplifier circuit using the above connection is smaller than the ground bounce signal generated by the conventional differential amplifier circuit.
Wherein, the number and the position of the differential amplifiers which are set for reverse connection can be flexibly set:
in an alternative embodiment, half of the differential amplifiers in the series-connected differential amplifiers may be connected to their corresponding transformers in an anti-phase connection, and the other differential amplifiers may be connected to their corresponding transformers in the same phase connection, and by setting the number of differential amplifiers in the anti-phase connection and the number of differential amplifiers in the positive phase connection to be close to each other, the more ground bounce signals can be cancelled out, the smaller the ground bounce signal that is finally obtained:
the first implementation may be: the even-level differential amplifiers in the differential amplifiers connected in series are connected with the corresponding transformers in an anti-phase manner, and the odd-level differential amplifiers are connected with the corresponding transformers in an in-phase manner;
or the even-numbered differential amplifiers in the differential amplifiers connected in series are connected with the corresponding transformers in the same phase, and the odd-numbered differential amplifiers are connected with the corresponding transformers in the opposite phase;
for example, if there are 4 stages of differential amplifiers connected in series, the 1 st and 3 rd differential amplifiers may be set to perform anti-phase connection with their corresponding transformers, and the 2 nd and 4 th differential amplifiers may be set to perform positive-phase connection with their corresponding transformers; or the 1 st and 3 rd differential amplifiers can be respectively arranged to be in positive phase connection with the corresponding transformers, and the 2 nd and 4 th differential amplifiers can be respectively arranged to be in anti-phase connection with the corresponding transformers;
if 5-stage differential amplifiers are connected in series, the 1 st, 3 rd and 5 th differential amplifiers can be respectively connected with the corresponding transformers in an anti-phase manner, and the 2 nd and 4 th differential amplifiers are respectively connected with the corresponding transformers in a positive phase manner; or the 1 st, 3 rd and 5 th differential amplifiers can be respectively arranged to be in positive phase connection with the corresponding transformers, and the 2 nd and 4 th differential amplifiers are respectively arranged to be in anti-phase connection with the corresponding transformers;
in the implementation mode, the connection of the differential amplifiers at each stage is realized in a mode that positive phase connection and reverse phase connection alternately appear, so that the ground bounce signals appearing in the circuit can be mutually offset in time;
the second implementation may be: front end of each differential amplifier connected in series
The differential amplifiers of the stages are connected with the corresponding transformers in an anti-phase mode, and the other differential amplifiers are respectively connected with the corresponding transformers in an in-phase mode;
or in series-connected differential amplifiers
The differential amplifiers of the stages are connected with the corresponding transformers in the same phase, the other differential amplifiers are respectively connected with the corresponding transformers in the opposite phase, N represents the stage number of the differential amplifiers,
represents rounding down;
for example, if there are 4 stages of differential amplifiers connected in series, the 1 st and 2 nd differential amplifiers may be set to perform anti-phase connection with their corresponding transformers, and the 3 rd and 4 th differential amplifiers may be set to perform positive-phase connection with their corresponding transformers; or the 1 st and 2 nd differential amplifiers can be respectively arranged to be in positive phase connection with the corresponding transformers, and the 3 rd and 4 th differential amplifiers can be respectively arranged to be in anti-phase connection with the corresponding transformers;
if 5-stage differential amplifiers are connected in series, the 1 st-stage differential amplifier and the 2 nd-stage differential amplifier can be respectively connected with the corresponding transformers in an anti-phase manner, and the 3 rd-stage differential amplifier, the 4 th-stage differential amplifier and the 5 th-stage differential amplifier are respectively connected with the corresponding transformers in a positive phase manner; or the 1 st and 2 nd differential amplifiers can be respectively arranged to be in positive phase connection with the corresponding transformers, and the 3 rd, 4 th and 5 th differential amplifiers can be respectively arranged to be in anti-phase connection with the corresponding transformers;
in the implementation mode, the first half of the differential amplifiers connected in series are uniformly set to be one of the connection modes, and the second half of the differential amplifiers connected in series are set to be the other connection mode, so that the multistage differential amplifiers can be connected conveniently, and the assembly efficiency is improved;
in another canIn an alternative embodiment, the plurality of differential amplifiers connected in series may be divided into M groups, wherein the M-1 groups of differential amplifiers comprise a number of stages
N represents the number of stages of the plurality of differential amplifiers connected in series,
representing the rounding down, the remaining set of differential amplifiers contains the number of stages:
connecting the differential amplifiers in the even-numbered groups with the corresponding transformers in the same phase, and connecting the differential amplifiers in the odd-numbered groups with the corresponding transformers in the opposite phase;
or the differential amplifiers in the even-numbered groups are connected with the corresponding transformers in an anti-phase mode, and the differential amplifiers in the odd-numbered groups are connected with the corresponding transformers in an in-phase mode;
for example, if a total of 8 differential amplifiers are connected in series, if the 8 differential amplifiers connected in series are divided into 4 groups, and the number of differential amplifiers included in each group is 2, the differential amplifiers in the 1 st group and the 3 rd group may be set to be in anti-phase connection with their corresponding transformers, the differential amplifiers in the 2 nd group and the 4 th group may be set to be in-phase connection with their corresponding transformers, or the differential amplifiers in the 1 st group and the 3 rd group may be set to be in-phase connection with their corresponding transformers, and the differential amplifiers in the 2 nd group and the 4 th group may be set to be in anti-phase connection with their corresponding transformers;
if a total of 9 differential amplifiers are connected in series, if the 9 differential amplifiers connected in series are divided into 4 groups, the number of stages of the differential amplifiers included in the first three groups and the number of stages of the differential amplifiers included in the last group are set to be 2, the differential amplifiers in the 1 st group and the 3 rd group can be set to be respectively connected with the corresponding transformers in an anti-phase manner, the differential amplifiers in the 2 nd group and the 4 th group are respectively connected with the corresponding transformers in an in-phase manner, or the differential amplifiers in the 1 st group and the 3 rd group are respectively connected with the corresponding transformers in an in-phase manner, and the differential amplifiers in the 2 nd group and the 4 th group are respectively connected with the corresponding transformers in an anti-phase manner.
In another alternative embodiment, an electronic device includes the differential amplifier circuit according to any of the above embodiments, and the differential amplifier circuit can be applied to various scenarios requiring the use of a differential amplifier.
To sum up, the utility model provides a pair of differential amplifier circuit and electronic equipment, in series connection differential amplifier circuit, each differential amplifier corresponds and connects a transformer, connect a transformer, at least one between the different differential amplifiers differential amplifier is connected rather than the transformer reversal that corresponds, through the transformer of reversal connection in at least one differential amplifier, the ground connection bounce-back signal that then the differential amplifier of reversal connection produced is reverse, the ground connection bounce-back signal phase place that produces with other normal differential amplifier of connecting is opposite, thereby can offset a part ground connection bounce-back signal at least, thereby can improve ground connection bounce-back effect, reduce the phase distortion, improve series connection type differential amplifier's stability, wherein, the position and the quantity of the differential amplifier who carries out the reversal connection can carry out nimble configuration, both can half set up, also can the interval set up, can also group sets up, the demand of various application scenes has been satisfied, the flexibility ratio is high, the adaptation degree is strong.
The above mentioned is only the embodiment of the present invention, and the patent scope of the present invention is not limited thereby, and all the equivalent transformations made by the contents of the specification and the drawings, or the direct or indirect application in the related technical field, are included in the patent protection scope of the present invention.
Claims (10)
1. A differential amplifier circuit comprising a plurality of differential amplifiers and a plurality of transformers;
the plurality of differential amplifiers are connected in series;
each differential amplifier is correspondingly connected with one transformer, and one transformer is connected between different differential amplifiers;
at least one of the differential amplifiers is connected in reverse with its corresponding transformer.
2. The differential amplifier circuit of claim 1, wherein said at least one of said differential amplifiers is connected in reverse with its corresponding transformer comprising:
at least one of the differential amplifiers is connected with the corresponding transformer in an anti-phase connection mode, and the other differential amplifiers are respectively connected with the corresponding transformers in the same phase.
3. The differential amplifier circuit of claim 1, wherein said at least one of said differential amplifiers is connected in reverse with its corresponding transformer comprising:
half of the differential amplifiers in the series connection are connected to the corresponding transformers in an anti-phase connection, and the other differential amplifiers are connected to the corresponding transformers in the same phase connection.
4. A differential amplifier circuit as claimed in claim 3, wherein the connections of the differential amplifiers of the even-numbered stages and their corresponding transformers are in anti-phase connection and the connections of the differential amplifiers of the odd-numbered stages and their corresponding transformers are in phase connection;
or the even-numbered differential amplifiers in the differential amplifiers connected in series are connected with the corresponding transformers in the same phase, and the odd-numbered differential amplifiers are connected with the corresponding transformers in the opposite phase.
5. A differential amplifier circuit as claimed in claim 3, characterized in that the differences connected in seriesPreamplifier in sub-amplifier
The differential amplifiers of the stages are connected with the corresponding transformers in an anti-phase manner, and the other differential amplifiers are respectively connected with the corresponding transformers in the same phase manner;
or in series-connected differential amplifiers
The differential amplifiers of a stage are connected with the corresponding transformers in the same phase, the other differential amplifiers are respectively connected with the corresponding transformers in the opposite phase, N represents the stage number of the differential amplifiers connected in series,
meaning rounding down.
6. The differential amplifier circuit of claim 1, wherein said at least one of said differential amplifiers being connected in reverse with its corresponding transformer comprises:
dividing the plurality of differential amplifiers connected in series into M groups, wherein the M-1 groups of differential amplifiers comprise a number of stages of
N represents the number of stages of the plurality of differential amplifiers connected in series,
representing the rounding down, the remaining set of differential amplifiers contains the number of stages:
connecting the differential amplifiers in the even-numbered groups with the corresponding transformers in the same phase, and connecting the differential amplifiers in the odd-numbered groups with the corresponding transformers in the opposite phase;
or the differential amplifiers in the even-numbered groups are connected with the corresponding transformers in an anti-phase mode, and the differential amplifiers in the odd-numbered groups are connected with the corresponding transformers in an in-phase mode.
7. The differential amplifier circuit according to any of claims 1 to 6, wherein said reverse connection of said differential amplifier to its corresponding transformer comprises:
and the output end of the differential amplifier is reversely connected with the input end of the corresponding transformer.
8. A differential amplifier circuit as claimed in any one of claims 1 to 6, characterized in that the differential amplifier comprises two parallel branches connected in parallel, each of the parallel branches comprising one transistor or two transistors connected in series.
9. A differential amplifier circuit as claimed in any one of claims 1 to 6, wherein the differential amplifier is a microwave differential amplifier.
10. An electronic device comprising the differential amplifier circuit according to any one of claims 1 to 9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202223162462.2U CN218633869U (en) | 2022-11-23 | 2022-11-23 | Differential amplifier circuit and electronic equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202223162462.2U CN218633869U (en) | 2022-11-23 | 2022-11-23 | Differential amplifier circuit and electronic equipment |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN218633869U true CN218633869U (en) | 2023-03-14 |
Family
ID=85452829
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202223162462.2U Active CN218633869U (en) | 2022-11-23 | 2022-11-23 | Differential amplifier circuit and electronic equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN218633869U (en) |
-
2022
- 2022-11-23 CN CN202223162462.2U patent/CN218633869U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5196805A (en) | Distributed differential amplifier arrangement | |
| US7471156B2 (en) | Amplifier containing programmable impedance for harmonic termination | |
| JPH0738548B2 (en) | Power matching circuit | |
| RU2103805C1 (en) | Set of distributed amplifiers | |
| CN113820666B (en) | Radio frequency front end transmitting module and phased array radar front end chip | |
| CN101902203A (en) | Synthetic with the negative capacitance that differential circuit uses | |
| US7439802B2 (en) | Unilateral feedback power amplifier and method for realizing the same | |
| US9853604B2 (en) | Amplifier circuit and method | |
| CN218633869U (en) | Differential amplifier circuit and electronic equipment | |
| CN116015227B (en) | Parallel differential power amplifier | |
| WO2024108694A1 (en) | Differential amplifier circuit and electronic device | |
| US5309124A (en) | Analog variable phase shifter with active matching circuits | |
| US5367267A (en) | Broadband amplifier having individual input circuits with pluralities of capacitors and resistors | |
| US3571742A (en) | Push-pull distributed amplifier | |
| JPS6110339Y2 (en) | ||
| CN114094963A (en) | Gain-enhanced distributed amplifier structure | |
| JPH09252228A (en) | Distributed amplifier | |
| CN220896660U (en) | High-harmonic suppression amplifier | |
| CN116633301B (en) | Balun and mixer | |
| DE102012023296A1 (en) | amplifier | |
| CN220401718U (en) | Amplifying circuit and amplitude-phase multifunctional chip | |
| CN118249747B (en) | High harmonic rejection ratio broadband injection locking double-frequency multiplier | |
| CN217116038U (en) | Multi-octave broadband power amplifier | |
| EP3968525A1 (en) | Distributed conversion of digital data to radio frequency | |
| US11387786B2 (en) | Amplifier |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |