CN218450050U - Amplifier and oscilloscope - Google Patents
Amplifier and oscilloscope Download PDFInfo
- Publication number
- CN218450050U CN218450050U CN202222357332.8U CN202222357332U CN218450050U CN 218450050 U CN218450050 U CN 218450050U CN 202222357332 U CN202222357332 U CN 202222357332U CN 218450050 U CN218450050 U CN 218450050U
- Authority
- CN
- China
- Prior art keywords
- current
- module
- current source
- pair
- amplifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Amplifiers (AREA)
Abstract
The utility model discloses an amplifier and oscilloscope. The amplifier includes: the device comprises an input amplification module, an isolation module, a feedforward transconductance module, a first current buffer module, a first current source module and a second current source module; the input amplification module and the isolation module are connected in series between the first current source module and the output end of the amplifier; the feedforward transconductance module and the first current buffer module are connected in series between the second current source module and the output end of the amplifier; wherein, the input control end pair is accessed to the input signal pair; the feedforward transconductance module comprises a feedforward control end pair, and the feedforward control end pair is electrically connected with the first node pair in a staggered manner; the isolation module comprises an isolation control end pair, and the isolation control end pair is connected with a first reference voltage; the first current buffer module comprises a first buffer control end pair, and the first buffer control end pair is connected with a second reference voltage. Compared with the prior art, the embodiment of the utility model provides a direct current linearity of amplifier has been promoted.
Description
Technical Field
The utility model relates to the technical field of circuits, especially, relate to an amplifier and oscilloscope.
Background
An oscilloscope is an instrument used to measure the waveform of an alternating current or a pulsed current. The device can convert an electric signal into a visible image, and the periodic physical process which can be changed into the electric effect can be observed by an oscilloscope, so that people can conveniently research the change process of various electric phenomena.
In the prior art, the oscilloscope needs to be provided with an amplifier as an analog front-end amplifier of the oscilloscope. However, the amplifier has a problem of nonlinear distortion, which is also called waveform distortion and nonlinear distortion, and shows that the output signal and the input signal are not in a linear relationship. An ideal amplifier should have an output signal that faithfully reflects the input signal, i.e., the output signal and the input signal may differ in amplitude and may also be delayed in time, but the waveforms should be identical. However, in the prior art, there is a difference in waveform between the output signal and the input signal due to process fluctuation or the like, and this phenomenon is called distortion.
In applications where the dc linearity of the amplifier is required to be relatively high, for example: the prior amplifier can not meet the requirement of direct current linearity.
SUMMERY OF THE UTILITY MODEL
The utility model provides an amplifier and oscilloscope to promote amplifier's direct current linearity.
According to an aspect of the present invention, there is provided an amplifier, including: the device comprises an input amplification module, an isolation module, a feedforward transconductance module, a first current buffer module, a first current source module and a second current source module;
the input amplification module and the isolation module are connected between the first current source module and the output end of the amplifier in series; wherein a connection point of the input amplification module and the isolation module is defined as a first node pair;
the feed-forward transconductance module and the first current buffer module are connected in series between the second current source module and the output end of the amplifier;
the input amplification module comprises an input control end pair, and the input control end pair is connected with an input signal pair; the feedforward transconductance module comprises a feedforward control end pair, and the feedforward control end pair is electrically connected with the first node pair in a staggered mode; the isolation module comprises an isolation control end pair, and the isolation control end pair is connected with a first reference voltage; the first current buffer module comprises a first buffer control end pair, and the first buffer control end pair is connected with a second reference voltage.
Optionally, the first current buffer module comprises at least one stage of current buffer.
Optionally, the amplifier further comprises:
a second current buffer module connected in series between the isolation module and the output of the amplifier; the second current buffer module comprises a second buffer control end pair, and the second buffer control end pair is connected with a third reference voltage;
wherein the second current buffer module comprises a primary current buffer.
Optionally, the amplifier further comprises:
the third current buffer module is connected between the second current buffer module and the output end of the amplifier in series; defining a connection point of the third current buffer module and the second current buffer module as a second node pair, the feed forward transconductance module and the first current buffer module being connected in series between the second current source module and the second node pair; the third current buffer module comprises a third buffer control end pair, and the third buffer control end pair is connected with a fourth reference voltage;
wherein the third current buffer module comprises a primary current buffer.
Optionally, the current buffer comprises: the control end of the first transistor and the control end of the second transistor are connected with the same reference voltage; a first end of the first transistor and a first end of the second transistor are used as an input connection point pair of the current buffer; the second end of the first transistor and the second end of the second transistor serve as an output connecting point pair of the current buffer.
Optionally, the first transistor and the second transistor are both triodes; or, the first transistor and the second transistor are both field effect transistors.
Optionally, the input amplifying module comprises a pair of connection points connected with the first current source module; the feed-forward transconductance module comprises a connecting point pair connected with the second current source module;
the first current source module includes: the current input end of the first current source is electrically connected with the connecting point pair of the input amplification module, and the current output end of the first current source is electrically connected with a first power supply voltage;
and/or, the second current source module comprises: and the current input end of the second current source is electrically connected with the connecting point pair of the feedforward transconductance module, and the current output end of the second current source is electrically connected with a second power supply voltage.
Optionally, the input amplification module comprises a first connection point and a second connection point connected with the first current source module; the feed-forward transconductance module comprises a third connection point and a fourth connection point which are connected with the second current source module;
the first current source module includes: the current output end of the first current source is electrically connected with a first power voltage;
and/or, the second current source module comprises: the current input end of the second current source is connected with the third connection point of the feedforward transconductance module in series, the fourth resistance unit is connected between the current input end of the second current source and the fourth connection point of the feedforward transconductance module in series, and the current output end of the second current source is electrically connected with a second power voltage.
Optionally, the input amplification module comprises a first connection point and a second connection point connected with the first current source module; the feed-forward transconductance module comprises a third connection point and a fourth connection point which are connected with the second current source module;
the first current source module includes: the current input end of the third current source is electrically connected with the first connection point, and the current input end of the fourth current source is electrically connected with the second connection point of the input amplification module; the fifth resistance unit is further connected between the current input end of the third current source and the current input end of the fourth current source, the current output end of the third current source is electrically connected with a third power supply voltage, and the current output end of the fourth current source is electrically connected with a fourth power supply voltage;
and/or, the second current source module comprises: the current input end of the fifth current source is electrically connected with the third connection point, and the current input end of the sixth current source is electrically connected with the fourth connection point of the input amplification module; and the current output end of the fifth current source is electrically connected with a fifth power supply voltage, and the current output end of the sixth current source is electrically connected with a sixth power supply voltage.
According to the utility model discloses an on the other hand provides an oscilloscope, include: an amplifier as claimed in any embodiment of the present invention; and the input end of the amplifier is used as the input end of the oscilloscope.
According to the technical scheme of the embodiment of the utility model, an isolation module C1, a feedforward transconductance module D1 and a first current buffer module B1 are additionally arranged on the basis of an original input amplification module A1 of an amplifier; so that the amplifier comprises a main branch 1 and a main branch 2 for generating the original current and in addition a compensation branch 1 and a compensation branch 2 for generating the compensation current. Since the nonlinearity compensation generated by the compensation branch 1 is input to the main branch 2 and the nonlinearity compensation generated by the compensation branch 2 is input to the main branch 1, the nonlinearity generated by the original current and the compensation current in each branch are in opposite phase. Therefore, the nonlinearity generated by the main branch circuit and the nonlinearity generated by the compensation branch circuit are superposed together and then mutually offset, the output current has better nonlinearity, and the direct current linearity of the amplifier is improved. And the current output by the feedforward transconductance module passes through the first current buffer module, so that the output impedance of the feedforward transconductance module is increased, and the Mailer effect of a feedforward control end on the output end of the amplifier is reduced, thereby increasing the bandwidth of the whole circuit of the amplifier and further improving the direct current linearity of the amplifier.
It should be understood that the statements herein are not intended to identify key or critical features of any embodiment of the present invention, nor are they intended to limit the scope of the invention. Other features of the present invention will become apparent from the following description.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the drawings needed to be used in the description of the embodiments will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and it is obvious for those skilled in the art to obtain other drawings without creative efforts.
Fig. 1 is a schematic circuit diagram of an amplifier according to an embodiment of the present invention;
fig. 2 is a schematic structural diagram of a current buffer according to an embodiment of the present invention;
fig. 3 is a schematic circuit diagram of another amplifier provided in an embodiment of the present invention;
fig. 4 is a schematic circuit diagram of another amplifier provided by an embodiment of the present invention;
fig. 5 is a schematic circuit diagram of another amplifier provided by an embodiment of the present invention;
fig. 6 is a schematic circuit diagram of another amplifier provided by an embodiment of the present invention;
fig. 7 is a schematic circuit diagram of another amplifier provided by an embodiment of the present invention;
fig. 8 is a schematic circuit diagram of another amplifier according to an embodiment of the present invention.
Detailed Description
In order to make the technical solution of the present invention better understood, the technical solution of the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only some embodiments of the present invention, not all embodiments. Based on the embodiments in the present invention, all other embodiments obtained by a person skilled in the art without creative efforts shall belong to the protection scope of the present invention.
It should be noted that the terms "first," "second," and the like in the description and claims of the present invention and in the drawings described above are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order. It is to be understood that the data so used is interchangeable under appropriate circumstances such that the embodiments of the invention described herein are capable of operation in sequences other than those illustrated or otherwise described herein. Furthermore, the terms "comprises," "comprising," and "having," and any variations thereof, are intended to cover a non-exclusive inclusion, such that a process, method, system, article, or apparatus that comprises a list of steps or elements is not necessarily limited to those steps or elements expressly listed, but may include other steps or elements not expressly listed or inherent to such process, method, article, or apparatus.
The embodiment of the utility model provides an amplifier, this amplifier can improve the problem of nonlinear distortion, promotes direct current linearity, is applicable to the occasion that the requirement of direct current linearity such as oscilloscope analog front end amplifier, signal source analog front end amplifier, power sound amplifier is higher. Fig. 1 is a schematic circuit diagram of an amplifier according to an embodiment of the present invention. Referring to fig. 1, the amplifier includes: the input current source circuit comprises an input amplification module A1, an isolation module C1, a feedforward transconductance module D1, a first current buffer module B1, a first current source module 10 and a second current source module 20;
the input amplification module A1 and the isolation module C1 are connected in series between the first current source module 10 and the output end of the amplifier; defining a connection point of the input amplification module A1 and the isolation module C1 as a first node pair; wherein the first node pair comprises a node JD1 and a node JD2; the output of the amplifier comprises a node ION and a node IOP;
the feedforward transconductance module D1 and the first current buffer module B1 are connected in series between the second current source module 20 and the output end of the amplifier;
the input amplification module A1 comprises an input control end pair, wherein the input control end pair comprises a node VIP and a node VIN; an input control end pair (comprising a node VIP and a node VIN) is connected with an input signal pair (comprising a non-inverting input signal and an inverting input signal);
the feedforward transconductance module D1 comprises a feedforward control end pair, and the feedforward control end pair is electrically connected with the first node pair (comprising a node JD1 and a node JD 2) in a staggered manner; the isolation module C1 comprises an isolation control end pair, and the isolation control end pair is connected to a first reference voltage vb1; the first current buffer module B1 includes a first buffer control port, and the first buffer control port is connected to the second reference voltage vb2.
The node VIP, the node JD1 and the node ION are electrically connected correspondingly, belong to the same branch and are defined as a main branch 1; the node VIN, the node JD2 and the node IOP are electrically connected to each other, and belong to the same branch, which is defined as the main branch 2. The feedforward transconductance module D1 and the first current buffer module B1 generate a nonlinear compensation current under control of a first node pair (including a node JD1 and a node JD 2), including a compensation branch 1 and a compensation branch 2. Compensation branch 1 is defined to be electrically connected to node IOP and compensation branch 2 is defined to be electrically connected to node ION. The feedforward control end of the feedforward transconductance module D1 is electrically connected to the first node pair (including the node JD1 and the node JD 2) in a staggered manner, that is, the compensation branch 1 is electrically connected to the node JD1 and controlled by the node JD 1; compensation branch 2 is electrically connected to node JD2 and is controlled by node JD 2.
Illustratively, the working principle of the amplifier is as follows: the input signal is converted into original current through an input amplification module A1; the original current is output through the isolation module C1. However, the amplification module A1 has a process variation, and the original current has a non-linearity problem. The feedforward transconductance module D1 amplifies the voltage of the first node pair (including the node JD1 and the node JD 2), which is equivalent to sampling and amplifying the nonlinearity of the input amplification module A1. The feedforward transconductance module D1 converts the nonlinearity into a compensation current, which is output through the first current buffer module B1. The original current and the compensation current join at the output of the amplifier (including node ION and node IOP), in particular, the original current in main branch 1 joins the compensation current in compensation branch 2; the original current in the main branch 2 merges with the compensation current in the compensation branch 1.
Thus, since the nonlinearity compensation generated by the compensating branch 1 is input to the main branch 2 and the nonlinearity compensation generated by the compensating branch 2 is input to the main branch 1, the nonlinearity generated by the original current and the compensating current in each branch are in opposite phase. Therefore, the nonlinearity generated by the main branch and the nonlinearity generated by the compensation branch are superposed together and then mutually offset, the output current has better nonlinearity, and the direct current linearity of the amplifier is improved. And the current output by the feedforward transconductance module D1 passes through the first current buffer module B1, so that the output impedance of the feedforward transconductance module D1 is increased, and the miller effect of a feedforward control end pair (namely a node JD1 and a node JD 2) to the output end (including a node ION and a node IOP) of the amplifier is reduced, so that the bandwidth of the whole circuit of the amplifier is increased, and the direct current linearity of the amplifier is further improved.
On the basis of the above embodiments, optionally, the first current buffer module B1 includes at least one stage of current buffer. Fig. 2 is a schematic structural diagram of a current buffer according to an embodiment of the present invention. Referring to fig. 2, optionally, the current buffer comprises: the control end of the first transistor Q10 and the control end of the second transistor Q20 are connected with the same reference voltage vb; the first end of the first transistor Q10 and the first end of the second transistor Q20 are used as an input connection point pair of the current buffer; the second terminal of the first transistor Q10 and the second terminal of the second transistor Q20 serve as an output connection point pair of the current buffer.
With continued reference to fig. 2, optionally, the first transistor Q10 and the second transistor Q20 are both transistors. Specifically, the base of the first transistor Q10 and the base of the second transistor Q20 are both connected to the same reference voltage vb, the collector of the first transistor Q10 is electrically connected to the node IOP, and the first transistor Q10 and the second transistor Q20 are respectively connected in series in a branch circuit that needs to be output impedance adjusted.
In other embodiments, the first transistor Q10 and the second transistor Q20 may also be field effect transistors, and their implementation principles are similar and will not be described again.
On the basis of the foregoing embodiments, optionally, the input amplifying module A1, the isolating module C1, the feedforward transconductance module D1 and the first current buffering module B1 are all provided with transistor pairs, which will be specifically described below. Fig. 3 is a schematic circuit diagram of another amplifier according to an embodiment of the present invention. Referring to fig. 3, on the basis of the above embodiments, optionally, the isolation module C1 and the first current buffer module B1 each include a primary current buffer. The isolation module C1 includes transistors Q11 and Q21, and the first current buffer module B1 includes transistors Q12 and Q22. The input amplification module A1 includes a transistor Q31 and a transistor Q32, and the feedforward transconductance module D1 includes a transistor Q41 and a transistor Q42.
The base of the transistor Q31 is electrically connected to the node VIP, the emitter of the transistor Q31 is electrically connected to the first current source block 10, and the collector of the transistor Q31 is electrically connected to the node JD 1. The base of transistor Q32 is electrically connected to node VIN, the emitter of transistor Q32 is electrically connected to first current source module 10, and the collector of transistor Q32 is electrically connected to node JD 2.
The base of transistor Q11 is electrically connected to reference voltage vb1, the emitter of transistor Q11 is electrically connected to node JD1, and the collector of transistor Q11 is electrically connected to node ION. The base of transistor Q21 is electrically connected to reference voltage vb1, the emitter of transistor Q21 is electrically connected to node JD2, and the collector of transistor Q21 is electrically connected to node IOP.
The base of transistor Q41 is electrically connected to node JD1, the emitter of transistor Q41 is electrically connected to second current source block 20, the collector of transistor Q41 is electrically connected to the emitter of transistor Q12, and the collector of transistor Q12 is electrically connected to node IOP. The base of transistor Q42 is electrically connected to node JD2, the emitter of transistor Q42 is electrically connected to second current source module 20, the collector of transistor Q42 is electrically connected to the emitter of transistor Q22, and the collector of transistor Q22 is electrically connected to node ION. The bases of the transistors Q12 and Q22 are both electrically connected to the reference voltage vb2.
Illustratively, the amplifier operates on the principle that an input signal is converted into a raw current through the transistors Q31 and Q32, and the raw current generates nonlinearity due to process variations. The original current is output through transistor Q11 and transistor Q21. The transistors Q41 and Q42 amplify the emitter voltages of the transistors Q11 and Q21, sample the nonlinearities of the transistors Q31 and Q32, and further amplify, and generate a compensation current. The compensation current passes through a primary current buffer formed by the transistor Q12 and the transistor Q22, so that the output impedance of branches of the transistor Q41 and the transistor Q42 is increased, and the current buffer can reduce the Miller effect from the base of the transistor Q41 and the transistor Q42 to the node IOP and the node ION, thereby increasing the bandwidth of the whole circuit.
The transistor Q12 and the transistor Q22 input the converted compensation currents to the transistor Q21 and the transistor Q11 current branch. Thus, since the non-linearity compensation generated by the transistor Q41 is inputted to the terminal of the transistor Q32, the non-linearity compensation generated by the transistor Q42 is inputted to the terminal of the transistor Q31, and the non-linearities generated by the original current and the compensation current are in opposite phases. Therefore, the nonlinearity generated by the transistors Q31 and Q32 and the nonlinearity generated by the transistors Q41 and Q42 are added together and then cancel each other out, and the output current has better nonlinearity.
Fig. 4 is a schematic circuit diagram of another amplifier according to an embodiment of the present invention. Referring to fig. 4, on the basis of the above embodiments, optionally, the amplifier further includes: a second current buffer block B2, the second current buffer block B2 being connected in series between the isolation block C1 and the output terminal of the amplifier (including the node ION and the node IOP); the second current buffer module B2 includes a second buffer control port pair, and the second buffer control port pair is connected to the third reference voltage vb3. The second current buffer module B2 includes a primary current buffer, and the specific structure thereof can be configured with reference to the foregoing embodiments. Illustratively, the second current buffer block B2 includes a transistor Q13 and a transistor Q23, bases of the transistor Q13 and the transistor Q23 are connected to the third reference voltage vb3, the transistor Q13 is connected in series between a collector of the transistor Q11 and the node ION, and the transistor Q23 is connected in series between a collector of the transistor Q21 and the node IOP.
The embodiment of the present invention is configured as above, and is equivalent to terminating the one-stage or multi-stage current buffer at the output ends of the transistor Q11 and the transistor Q21. Since the node ION and the node IOP are the junction of two currents (original current and compensating current) in the circuit structure, the output impedance seen from the node ION and the node IOP is the parallel connection of the output impedances of the two branches, which affects the bandwidth of the circuit. Therefore, the embodiment of the utility model provides an add second current buffer module B2, be favorable to increasing the output impedance of circuit, increase the circuit bandwidth.
Fig. 5 is a schematic circuit diagram of another amplifier according to an embodiment of the present invention. Referring to fig. 5, on the basis of the above embodiments, optionally, the amplifier further includes: the third current buffer module B3, the third current buffer module B3 is connected in series between the second current buffer module B2 and the output end of the amplifier; defining a connection point of a third current buffer module B3 and a second current buffer module B2 as a second node pair (including a node J1 and a node J2), and connecting the feedforward transconductance module D1 and the first current buffer module B1 in series between the second current source module 20 and the second node pair, that is, the node J1 and the node J2 are a junction point of the original current and the compensation current; the third current buffer module B3 includes a third buffer control port pair, and the third buffer control port pair is connected to the fourth reference voltage vb4. The third current buffer module B3 includes a first-stage current buffer, and the specific structure thereof can be configured with reference to the foregoing embodiments. Illustratively, the third current buffer block B3 includes a transistor Q14 and a transistor Q24, bases of the transistor Q14 and the transistor Q24 are connected to the fourth reference voltage vb4, the transistor Q14 is connected in series between the node J1 and the node ION, and the transistor Q23 is connected in series between the node J2 and the node IOP.
The embodiment of the utility model provides a set up like this, be equivalent to and connect one-level or multistage current buffer at the confluence of original current and compensating current. Specifically, the transistor Q12 and the transistor Q22 form a primary current buffer, which increases the output impedance of the branch of the transistors Q41 and Q42, and reduces the miller effect from the bases of the transistors Q41 and Q42 to the nodes J1 and J2, thereby increasing the bandwidth of the whole circuit. The parasitic capacitance and the parallel impedance of the two branches are seen from the nodes J1 and J2, the bandwidth is influenced, the current is output through the third current buffer module B3, the output impedance is increased, meanwhile, the parasitic capacitance of the output end (the node ION and the node IOP) is reduced, and therefore the circuit bandwidth is increased.
Fig. 6 is a schematic circuit diagram of another amplifier according to an embodiment of the present invention. Referring to fig. 6, on the basis of the above embodiments, optionally, the input amplifying module A1 includes a pair of connection points (including a first connection point JD3 and a second connection point JD 4) connected to the first current source module 10; the feed-forward transconductance module D1 includes a pair of connection points (including a third connection point JD5 and a fourth connection point JD 6) connected to the second current source module 20; the first current source module 10 includes: the current input end of the first current source IS1 IS electrically connected with the connecting point pair (comprising a first connecting point JD3 and a second connecting point JD 4) of the input amplification module A1, and the current output end of the first current source IS1 IS electrically connected with a first power supply voltage; and/or, the second current source module 20 includes: and a second current source IS2, a current input end of the second current source IS2 IS electrically connected to the connection point pair (including the third connection point JD5 and the fourth connection point JD 6) of the feedforward transconductance module D1, and a current output end of the second current source IS2 IS electrically connected to the second power supply voltage. The amplifier formed by the first current source IS1 IS a common source amplifier input.
On the basis of the foregoing embodiments, it can be understood that the nonlinearity generated by the transistors Q31 and Q32 and the nonlinearity generated by the transistors Q41 and Q42 are completely cancelled out only when they are equal. However, in practical applications, as the process fluctuates, the direct current linearity generated by the two cannot be completely cancelled, so the second current source IS2 may be set as an adjustable current source, and the current of the second current source IS2 IS adjusted, so that the non-linearity of the transistor Q41 and the transistor Q42 IS adjustable to compensate the process fluctuation.
Fig. 7 is a schematic circuit diagram of another amplifier according to an embodiment of the present invention. Referring to fig. 7, on the basis of the above embodiments, optionally, the input amplifying module A1 includes a first connection point JD3 and a second connection point JD4 connected to the first current source module 10; the feedforward transconductance module D1 includes a third connection point JD5 and a fourth connection point JD6 connected to the second current source module 20; the first current source module 10 includes: the current source circuit comprises a first current source IS1, a first resistance unit R1 and a second resistance unit R2, wherein the first resistance unit R1 IS connected in series between the current input end of the first current source IS1 and a first connection point JD3 of an input amplification module A1, the second resistance unit R2 IS connected in series between the current input end of the first current source IS1 and a second connection point JD4 of the input amplification module A1, and the current output end of the first current source IS1 IS electrically connected with a first power supply voltage; and/or, the second current source module 20 includes: the second current source IS2, a third resistance unit R3 and a fourth resistance unit R4, the second current source IS2 IS an adjustable current source, the third resistance unit R3 IS connected in series between the current input end of the second current source IS2 and the third connection point JD5 of the feedforward transconductance module D1, the fourth resistance unit R4 IS connected in series between the current input end of the second current source IS2 and the fourth connection point JD6 of the feedforward transconductance module D1, and the current output end of the second current source IS2 IS electrically connected to the second power supply voltage. The amplifier composed of the first current source IS1, the first resistance unit R1 and the second resistance unit R2 IS a degenerated resistance amplifier input. The embodiment of the utility model provides an increase resistance unit in current source module is favorable to promoting current source module's linearity.
Fig. 8 is a schematic circuit diagram of another amplifier according to an embodiment of the present invention. Referring to fig. 8, on the basis of the above embodiments, optionally, the first current source module 10 includes: a third current source IS3, a fourth current source IS4 and a fifth resistance unit R5, wherein a current input end of the third current source IS3 IS electrically connected to the first connection point JD3, and a current input end of the fourth current source IS4 IS electrically connected to the second connection point JD4 of the input amplification module A1; a fifth resistance unit R5 IS further connected between the current input end of the third current source IS3 and the current input end of the fourth current source IS4, the current output end of the third current source IS3 IS electrically connected with a third power supply voltage, and the current output end of the fourth current source IS4 IS electrically connected with a fourth power supply voltage; and/or, the second current source module 20 includes: a fifth current source IS5, a sixth current source IS6 and a sixth resistance unit R6, wherein a current input end of the fifth current source IS5 IS electrically connected to the third connection point JD5, and a current input end of the sixth current source IS6 IS electrically connected to the fourth connection point JD6 of the input amplification module A1; a sixth resistance unit R6 IS further connected between the current input terminal of the fifth current source IS5 and the current input terminal of the sixth current source IS6, the current output terminal of the fifth current source IS5 IS electrically connected to the fifth power supply voltage, and the current output terminal of the sixth current source IS6 IS electrically connected to the sixth power supply voltage. Wherein, the amplifier composed of the third current source IS3, the fourth current source IS4 and the fifth resistance unit R5 IS a degenerated resistance amplifier input. The embodiment of the utility model provides an increase resistance unit in current source module is favorable to promoting current source module's linearity. In addition, for the configuration shown in fig. 7, two resistors are provided in each current source module, and these two resistors need to be matched. For the structure shown in fig. 8, one resistor is arranged in each current source module, and there is no matching problem, so the offset voltage performance of the structure shown in fig. 8 is better. And, in the current source module shown in fig. 8, the resistor crosses the emitter of the input transistor, and no extra voltage is consumed on the resistor, so the input range is larger.
The embodiment of the utility model provides a still provide an oscilloscope, this oscilloscope includes: the amplifier provided in any of the above embodiments; wherein, the input end of the amplifier is used as the input end of the oscilloscope. The oscilloscope provided by the embodiment has the beneficial effects of the amplifier provided by any of the above embodiments, and details are not repeated herein.
It should be understood that various forms of the flows shown above may be used, with steps reordered, added, or deleted. For example, the steps described in the present invention may be executed in parallel, may be executed sequentially, or may be executed in different orders, as long as the desired result of the technical solution of the present invention can be achieved, and the present invention is not limited thereto.
The above detailed description does not limit the scope of the present invention. It should be understood by those skilled in the art that various modifications, combinations, sub-combinations and substitutions may be made in accordance with design requirements and other factors. Any modification, equivalent replacement, and improvement made within the spirit and principle of the present invention should be included in the protection scope of the present invention.
Claims (10)
1. An amplifier, comprising: the device comprises an input amplification module, an isolation module, a feedforward transconductance module, a first current buffer module, a first current source module and a second current source module;
the input amplification module and the isolation module are connected in series between the first current source module and the output end of the amplifier; wherein a connection point of the input amplification module and the isolation module is defined as a first node pair;
the feed-forward transconductance module and the first current buffer module are connected in series between the second current source module and the output end of the amplifier;
the input amplification module comprises an input control end pair, and the input control end pair is connected with an input signal pair; the feedforward transconductance module comprises a feedforward control end pair, and the feedforward control end pair is electrically connected with the first node pair in a staggered manner; the isolation module comprises an isolation control end pair, and the isolation control end pair is connected with a first reference voltage; the first current buffer module comprises a first buffer control end pair, and the first buffer control end pair is connected with a second reference voltage.
2. The amplifier of claim 1, wherein the first current buffer module comprises at least one stage of current buffer.
3. The amplifier of claim 1, further comprising:
a second current buffer module connected in series between the isolation module and the output of the amplifier; the second current buffer module comprises a second buffer control end pair, and the second buffer control end pair is connected with a third reference voltage;
wherein the second current buffer module comprises a primary current buffer.
4. The amplifier of claim 3, further comprising:
the third current buffer module is connected between the second current buffer module and the output end of the amplifier in series; defining a connection point of the third current buffer module and the second current buffer module as a second node pair, the feed forward transconductance module and the first current buffer module being connected in series between the second current source module and the second node pair; the third current buffer module comprises a third buffer control end pair, and the third buffer control end pair is connected with a fourth reference voltage;
wherein the third current buffer module comprises a primary current buffer.
5. The amplifier according to any of claims 2-4, wherein the current buffer comprises: the control end of the first transistor and the control end of the second transistor are connected with the same reference voltage; a first end of the first transistor and a first end of the second transistor are used as an input connecting point pair of the current buffer; the second end of the first transistor and the second end of the second transistor serve as an output connecting point pair of the current buffer.
6. The amplifier according to claim 5, wherein the first transistor and the second transistor are both transistors; or, the first transistor and the second transistor are both field effect transistors.
7. The amplifier of claim 1, wherein the input amplification module comprises a pair of connection points connected to the first current source module; the feed-forward transconductance module comprises a connecting point pair connected with the second current source module;
the first current source module includes: the current input end of the first current source is electrically connected with the connecting point pair of the input amplification module, and the current output end of the first current source is electrically connected with a first power supply voltage;
and/or, the second current source module comprises: and the current input end of the second current source is electrically connected with the connecting point pair of the feedforward transconductance module, and the current output end of the second current source is electrically connected with a second power voltage.
8. The amplifier of claim 1, wherein the input amplification module comprises a first connection point and a second connection point connected to the first current source module; the feed-forward transconductance module comprises a third connection point and a fourth connection point which are connected with the second current source module;
the first current source module includes: the current output end of the first current source is electrically connected with a first power voltage;
and/or, the second current source module comprises: the feed-forward transconductance module is connected with the feed-forward transconductance module in series, and the feed-forward transconductance module is connected with the feed-forward transconductance module in series.
9. The amplifier of claim 1, wherein the input amplification module comprises a first connection point and a second connection point connected to the first current source module; the feed-forward transconductance module comprises a third connection point and a fourth connection point which are connected with the second current source module;
the first current source module includes: the current input end of the third current source is electrically connected with the first connection point, and the current input end of the fourth current source is electrically connected with the second connection point of the input amplification module; the fifth resistance unit is further connected between the current input end of the third current source and the current input end of the fourth current source, the current output end of the third current source is electrically connected with a third power supply voltage, and the current output end of the fourth current source is electrically connected with a fourth power supply voltage;
and/or, the second current source module comprises: the current input end of the fifth current source is electrically connected with the third connection point, and the current input end of the sixth current source is electrically connected with the fourth connection point of the input amplification module; and the current output end of the fifth current source is electrically connected with a fifth power supply voltage, and the current output end of the sixth current source is electrically connected with a sixth power supply voltage.
10. An oscilloscope, comprising: an amplifier as claimed in any one of claims 1 to 9; and the input end of the amplifier is used as the input end of the oscilloscope.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202222357332.8U CN218450050U (en) | 2022-09-05 | 2022-09-05 | Amplifier and oscilloscope |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202222357332.8U CN218450050U (en) | 2022-09-05 | 2022-09-05 | Amplifier and oscilloscope |
Publications (1)
Publication Number | Publication Date |
---|---|
CN218450050U true CN218450050U (en) | 2023-02-03 |
Family
ID=85102828
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202222357332.8U Active CN218450050U (en) | 2022-09-05 | 2022-09-05 | Amplifier and oscilloscope |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN218450050U (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN117792299A (en) * | 2024-02-23 | 2024-03-29 | 普源精电科技股份有限公司 | Amplifier and oscilloscope |
CN117792300A (en) * | 2024-02-23 | 2024-03-29 | 普源精电科技股份有限公司 | Amplifier and oscilloscope |
-
2022
- 2022-09-05 CN CN202222357332.8U patent/CN218450050U/en active Active
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN117792299A (en) * | 2024-02-23 | 2024-03-29 | 普源精电科技股份有限公司 | Amplifier and oscilloscope |
CN117792300A (en) * | 2024-02-23 | 2024-03-29 | 普源精电科技股份有限公司 | Amplifier and oscilloscope |
CN117792299B (en) * | 2024-02-23 | 2024-05-14 | 普源精电科技股份有限公司 | Amplifier and oscilloscope |
CN117792300B (en) * | 2024-02-23 | 2024-05-14 | 普源精电科技股份有限公司 | Amplifier and oscilloscope |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN218450050U (en) | Amplifier and oscilloscope | |
KR930007292B1 (en) | Wideband amplifier | |
US7471150B2 (en) | Class AB folded cascode stage and method for low noise, low power, low-offset operational amplifier | |
EP1444777B1 (en) | A power amplifier module with distortion compensation | |
US7782096B2 (en) | Track-and-hold circuit with low distortion | |
JPH03150908A (en) | Dc junction transimpedance type amplifier | |
KR960000774B1 (en) | Bridge amp | |
CN105075125A (en) | Techniques to reduce harmonic distortions of impedance attenuators for low-power wideband high-resolution DACs | |
EP2424108B1 (en) | Amplifying circuit | |
CN117792300B (en) | Amplifier and oscilloscope | |
EP3979494A1 (en) | Single-ended differential transimpedance amplifier | |
US5053718A (en) | Feedback control reducing signal distortion produced by differential amplifier stage | |
JPH0621817A (en) | Differential amplifier and serial parallel d/a converter | |
US4779057A (en) | Cascode amplifier with nonlinearity correction and improve transient response | |
US6731165B1 (en) | Electronic amplifier | |
US5838175A (en) | Low distortion track and hold circuit | |
RU2416146C1 (en) | Differential amplifier with increased amplification factor | |
CN111262537A (en) | Transconductance amplifier | |
JPH04227306A (en) | Differential circuit with distortion compensation | |
CN203326961U (en) | Electrical level switching circuit with high gain | |
JP3080488B2 (en) | Differential amplifier | |
US9985589B2 (en) | System and method for improving total harmonic distortion of an amplifier | |
EP1088393B1 (en) | Amplifier arrangement | |
JP5122526B2 (en) | Track and hold circuit | |
US7679442B2 (en) | Output distortion cancellation circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant |