CN217066394U - Electroencephalogram signal acquisition and display system - Google Patents

Electroencephalogram signal acquisition and display system Download PDF

Info

Publication number
CN217066394U
CN217066394U CN202121776233.2U CN202121776233U CN217066394U CN 217066394 U CN217066394 U CN 217066394U CN 202121776233 U CN202121776233 U CN 202121776233U CN 217066394 U CN217066394 U CN 217066394U
Authority
CN
China
Prior art keywords
low
voltage
output end
microprocessor
bioelectricity
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202121776233.2U
Other languages
Chinese (zh)
Inventor
刘冬生
郭擎
谢金纯
丁志春
罗轶洲
何洪楷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guangzhou Xinshiwu Technology Co ltd
Original Assignee
Guangzhou Xinshiwu Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guangzhou Xinshiwu Technology Co ltd filed Critical Guangzhou Xinshiwu Technology Co ltd
Priority to CN202121776233.2U priority Critical patent/CN217066394U/en
Application granted granted Critical
Publication of CN217066394U publication Critical patent/CN217066394U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The utility model discloses an EEG signal gathers and display system, it includes EEG signal collection and display system, a serial communication port, including brain electricity connector, low pass filter circuit, biological electricity collector, microprocessor, anti-shake electric capacity, power management circuit, WIFI transmission module and display terminal, microprocessor is last to be provided with the pin that resets, resets and is connected with the button that resets between pin and the ground, and the one end and the pin that resets of anti-shake electric capacity are connected, and the other end is connected with the ground. The utility model discloses a connect the anti-shake electric capacity in parallel at the both ends of button that resets on hardware and reduce the signal shake that button mechanical shake leads to by a wide margin, adopt WIFI transmission module to replace traditional wired connection simultaneously, increased user's mobile scope.

Description

Electroencephalogram signal acquisition and display system
Technical Field
The utility model relates to an electronic circuit field especially relates to an electroencephalogram signal acquisition and display system.
Background
The 21 st century is an era of brain science research, and electroencephalogram signal acquisition equipment has important research value in the fields of clinical medicine, brain-computer interfaces and the like as a window for human to explore brain science. The micro-processor is arranged in the electroencephalogram signal acquisition and display system, the micro-processor needs a JTAG program programming interface, an external crystal oscillator and a reset key when working normally, and the inventor finds that the system can display and acquire the electroencephalogram signals to shake when the reset key is pressed down.
SUMMERY OF THE UTILITY MODEL
The embodiment of the utility model provides a technical problem that will solve lies in, to the problem of the EEG signal noise shake of current EEG signal collection and display system collection, provides an EEG signal collection and display system.
In order to solve the technical problem, the embodiment of the utility model provides an electroencephalogram signal acquisition and display system.
An electroencephalogram signal acquisition and display system comprises a brain electrical coupler, a low-pass filter circuit, a bioelectricity acquisition device, a microprocessor, an anti-shake capacitor, a power management circuit, a WIFI transmission module and a display terminal; the output end of the brain electric coupler is connected with the input end of the low-pass filter circuit, the output end of the low-pass filter circuit is connected with the input end of the bioelectricity collector, the input end of the bioelectricity collector is connected with the input end of the microprocessor, the output end of the microprocessor is connected with the WIFI transmission module, and the WIFI transmission module is wirelessly connected with the display terminal; the power management circuit is respectively connected with the bioelectricity collector, the microprocessor and the WIFI transmission module;
the microprocessor is provided with a reset pin, a reset key is connected between the reset pin and the ground end, one end of the anti-shake capacitor is connected with the reset pin, and the other end of the anti-shake capacitor is connected with the ground end.
The type of the microprocessor is STM32F207, and a filter capacitor is connected between each power supply pin and the ground terminal of the microprocessor.
The microprocessor also comprises a digital signal grounding end and an analog signal grounding end, wherein a second resistor is connected between the digital signal grounding end and the analog signal grounding end, and the resistance value of the second resistor is 0.
The power management circuit comprises a direct-current power supply, a first low-voltage linear voltage regulator, a first voltage inverter, a second low-voltage linear voltage regulator and a third low-voltage linear voltage regulator; the direct-current power supply is connected with the input end of the first low-voltage linear voltage stabilizer, the first output end of the first low-voltage linear voltage stabilizer is connected with the microprocessor, the second output end of the first low-voltage linear voltage stabilizer is connected with the input end of the second low-voltage linear voltage stabilizer, and the third output end of the first low-voltage linear voltage stabilizer is connected with the WIFI transmission module; the output end of the second low-voltage linear voltage stabilizer is connected with the bioelectricity collector; the second output end of the first low-voltage linear voltage stabilizer is connected with the input end of the first voltage inverter, the output end of the first voltage inverter is connected with the input end of the third low-voltage linear voltage stabilizer, and the output end of the third low-voltage linear voltage stabilizer is connected with the bioelectricity collector.
Wherein the brain electrical lead comprises a plurality of electrodes; the low-pass filtering circuit comprises a plurality of low-pass filtering units, and the low-pass filtering units are connected with the low-pass filtering units in a one-to-one correspondence manner; the plurality of low-pass filtering units are connected to the bioelectricity collector;
the low-pass filtering unit comprises a first resistor, a first capacitor and a voltage stabilizing diode; the first end of the first resistor is connected with one electrode, and the second end of the first resistor is respectively connected with the first end of the first capacitor and the cathode of the voltage stabilizing diode; the positive pole of the voltage stabilizing diode and the second end of the first capacitor are both connected to the ground end, and the second end of the first resistor is connected to the bioelectricity collector.
The bioelectricity collector comprises an EM filter, a data selector, a programmable gain amplifier, a right leg driving circuit, an analog-digital converter and a micro-processing unit; the input end of the EM filter is connected with the low-pass filter circuit, the output end of the EM filter is connected with the input end of the data selector, the output end of the data selector is connected with the input end of the programmable gain amplifier, and the output end of the programmable gain amplifier is respectively connected with the input end of the analog-digital converter and the right leg driving circuit; the output end of the analog-digital converter is connected with the micro-processing unit, and the micro-processing unit is connected with the microprocessor.
The analog-digital converter is specifically a 24-bit synchronous sampling sigma-delta type analog-digital converter.
The model of the first low-voltage linear voltage regulator is LM1117, the model of the second low-voltage linear voltage regulator is TPS73225, and the model of the third low-voltage linear voltage regulator is TPS 72325; the voltage of the direct-current power supply is 6V, the voltage of a first output end of the first low-voltage linear voltage stabilizer is 3.3V, the voltage of a second output end of the first low-voltage linear voltage stabilizer is 5V, the voltage of an output end of the second low-voltage linear voltage stabilizer is 2.5V, and the voltage of an output end of the third low-voltage linear voltage stabilizer is-2.5V.
Implement the embodiment of the utility model provides a, following beneficial effect has: the signal jitter caused by the mechanical jitter of the keys is greatly reduced by connecting anti-jitter capacitors in parallel at the two ends of the reset keys on hardware, and meanwhile, the WIFI transmission module is adopted to replace the traditional wired connection, so that the movable range of a user is increased.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to these drawings without creative efforts.
Fig. 1 is a schematic circuit structure diagram of an embodiment of the electroencephalogram signal acquisition and display system provided by the present invention;
fig. 2 is a schematic circuit diagram of an embodiment of a low-pass filtering unit provided by the present invention;
fig. 3 is a schematic circuit structure diagram of an embodiment of the bioelectricity collector provided by the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be described clearly and completely with reference to the accompanying drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only some embodiments of the present invention, not all embodiments. Based on the embodiments in the present invention, all other embodiments obtained by a person skilled in the art without creative work belong to the protection scope of the present invention.
Please refer to fig. 1, which is a schematic circuit diagram of an embodiment of the electroencephalogram signal acquisition and display system provided by the present invention.
The EEG signal acquisition and display system includes: the device comprises a brain electric coupler 1, a low-pass filter circuit 2, a bioelectricity collector 3, a microprocessor 4, an anti-shake capacitor C2, a power management circuit 5, a WIFI transmission module 6 and a display terminal 7; the output end of the brain electric coupler 1 is connected with the input end of the low-pass filter circuit 2, the output end of the low-pass filter circuit 2 is connected with the input end of the bioelectricity collector 3, the input end of the bioelectricity collector 3 is connected with the input end of the microprocessor 4, the output end of the microprocessor 4 is connected with the WIFI transmission module 6, and the WIFI transmission module 6 is wirelessly connected with the display terminal 7; the power management circuit 5 is respectively connected with the bioelectricity collector 3, the microprocessor 4 and the WIFI transmission module 6; the microprocessor 4 is provided with a reset pin, a reset key is connected between the reset pin and the ground end, one end of the anti-shake capacitor is connected with the reset pin, and the other end of the anti-shake capacitor is connected with the ground end.
The embodiment of the utility model provides a signal shake that button mechanical shake leads to is reduced substantially through the parallelly connected anti-shake electric capacity in the both ends of button that resets on hardware, adopts WIFI transmission module 6 to replace traditional wired connection simultaneously, has increased user's mobile scope.
The power management circuit 5 comprises a direct-current power supply, a first low-voltage linear voltage regulator, a first voltage inverter, a second low-voltage linear voltage regulator and a third low-voltage linear voltage regulator; the direct-current power supply is connected with the input end of the first low-voltage linear voltage stabilizer, the first output end of the first low-voltage linear voltage stabilizer is connected with the microprocessor 4, the second output end of the first low-voltage linear voltage stabilizer is connected with the input end of the second low-voltage linear voltage stabilizer, and the second output end of the first low-voltage linear voltage stabilizer is connected with the WIFI transmission module 6; the output end of the second low-voltage linear voltage stabilizer is connected with the bioelectricity collector 3; the third output end of the first low-voltage linear voltage stabilizer is connected with the input end of the first voltage inverter, the output end of the first voltage inverter is connected with the input end of the third low-voltage linear voltage stabilizer, and the output end of the third low-voltage linear voltage stabilizer is connected with the bioelectricity collector 3. Specifically, the model of the first low-voltage linear regulator is LM1117, the model of the second low-voltage linear regulator is TPS73225, and the model of the third low-voltage linear regulator is TPS 72325; the voltage of the direct current power supply is 6V, the voltage of the first output end of the first low-voltage linear voltage stabilizer is 3.3V, the voltage of the second output end of the first low-voltage linear voltage stabilizer is 5V, the voltage of the output end of the second low-voltage linear voltage stabilizer is 2.5V, and the voltage of the output end of the third low-voltage linear voltage stabilizer is-2.5V.
Wherein, the brain electricity lead device 1 comprises a plurality of electrodes; the low-pass filter circuit 2 comprises a plurality of low-pass filter units which are connected with the plurality of low-pass filter units in a one-to-one correspondence manner; the plurality of low pass filtering units are all connected to the bioelectricity collector 3.
Firstly, a biological dry electrode collects original brain electrical signals in a single-end lead mode, the signals are amplified and sampled by a biological electricity collector 3 after being subjected to passive preprocessing of a low-pass filter circuit 2, converted digital signals are transmitted to a microprocessor 4, and the microprocessor 4 packs the brain electrical data and then sends the brain electrical data to an external port.
As shown in fig. 2, the low pass filtering unit includes a first resistor R1, a first capacitor C1, and a zener diode D1; a first end of the first resistor R1 is connected to an electrode, and a second end of the first resistor R1 is connected to a first end of the first capacitor C1 and a negative electrode of the zener diode D1, respectively; the anode of the zener diode D1 and the second terminal of the first capacitor C1 are both connected to the ground, and the second terminal of the first resistor R1 is connected to the bioelectricity collector 33. Because the original electroencephalogram signal is weak and is easy to be interfered by high-frequency signals in an experimental environment, a low-pass filtering unit consisting of an RC is designed. In order to prevent the electrostatic breakdown from damaging the chip, the voltage limiting processing is required to be carried out on the input signal, so that a voltage stabilizing diode is connected in parallel with the front-stage input end of the low-pass filtering unit.
As shown in fig. 3, the bioelectricity collector 33 includes an EM filter, a data selector 32, a programmable gain amplifier 33, a right leg driving circuit 34, an analog-digital converter 35, and a microprocessor 36; the input end of the EM filter is connected with the low-pass filter circuit 22, the output end of the EM filter is connected with the input end of the data selector 32, the output end of the data selector 32 is connected with the input end of the programmable gain amplifier 33, and the output end of the programmable gain amplifier 33 is respectively connected with the input end of the analog-digital converter 35 and the right leg driving circuit 34; the output of the analog-to-digital converter 35 is connected to the microprocessor unit 36, and the microprocessor unit 36 is connected to the microprocessor 44. The EMI filter 31 can effectively inhibit common-mode interference and differential-mode interference, the multiplexer can be used for testing internal square waves and internal thermal noise of a chip, the programmable gain amplifier 33 can carry out 1, 2, 4, 8, 12 and 24-time gain configuration by an embedded program, finally, an electroencephalogram signal converts an analog signal into a digital signal through an A/D converter and is input into the micro-processing unit 36 of the bioelectricity collector 33, and the microprocessor 44 carries out logic control and data communication through GPIO and SPI of the micro-processing unit 36.
The Right-leg driver circuit (Right-leg driver) is essentially a negative feedback circuit, and is named because the measuring electrode is placed on the Right leg of the human body in the cardiac electrical acquisition. The principle of the circuit is that after an original signal containing common-mode interference is collected by a biological electrode, the common-mode signal is amplified and inverted and then is connected back to a human body through a bias electrode, a bias voltage is formed on the human body, the common-mode interference is eliminated by utilizing negative feedback, and the common-mode rejection ratio is improved. The right leg driving circuit is usually used for a biological signal amplifier, and because electroencephalogram signals are potential differences between specific points of the brain, voltage signals are very tiny, the signal amplitude is between 5 muV and 100 muV, and the typical value is 20 muV. Because the body of the subject is subjected to electromagnetic interference of a test environment as an antenna, such as household power supply industrial frequency interference of 50Hz, the interference may cover biological signals of a human body, and the signals are difficult to measure. The right leg driving circuit can effectively inhibit power frequency interference on a human body on the premise of not influencing the collection of electroencephalogram of the human body, improves the common mode rejection ratio of the circuit, can more easily separate electroencephalogram signals from noise and interference, and has the real-time dynamic adjustment capability.
Wherein, the analog-digital converter is a 24-bit synchronous sampling sigma-delta type analog-digital converter. The 24-bit synchronous sampling sigma-delta ADC has the main function of converting the acquired electroencephalogram analog signals into digital signals which can be identified by the MCU. Sigma-delta ADCs have the advantages of low cost, good linearity, high resolution, etc. compared to conventional ADCs, and as CMOS advances to smaller sizes and integrated circuit process technology matures, ADCs of sigma-delta architecture are increasingly found in mixed signal integrated circuit chips such as ADS 1299.
Unlike conventional ADC principles, sigma-delta ADCs are quantization coded based on the difference in magnitude, i.e., the size of the increment, before and after sampling data. The sigma-delta ADC consists of two parts, the first part being an analog sigma-delta modulator and the second part being a digital decimation filter. An analog sigma-delta modulator samples the input signal at a very high sampling frequency and down quantizes the difference between samples to obtain a sigma-delta code represented by a low bit number; and then sending the sigma-delta code to a digital decimation filter for decimation filtering, and finally obtaining a high-resolution digital signal modulated by linear pulse coding.
The type of the microprocessor 4 is STM32F207, and a filter capacitor is connected between each power supply pin of the microprocessor 4 and the ground terminal.
The microprocessor 4 further includes a digital signal ground terminal and an analog signal ground terminal, a second resistor is connected between the digital signal ground terminal and the analog signal ground terminal, and a resistance value of the second resistor is 0.
While the invention has been described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention.

Claims (8)

1. An electroencephalogram signal acquisition and display system is characterized by comprising a brain electrical coupler, a low-pass filter circuit, a bioelectricity acquisition device, a microprocessor, an anti-shake capacitor, a power management circuit, a WIFI transmission module and a display terminal; the output end of the brain electric coupler is connected with the input end of the low-pass filter circuit, the output end of the low-pass filter circuit is connected with the input end of the bioelectricity collector, the input end of the bioelectricity collector is connected with the input end of the microprocessor, the output end of the microprocessor is connected with the WIFI transmission module, and the WIFI transmission module is wirelessly connected with the display terminal; the power management circuit is respectively connected with the bioelectricity collector, the microprocessor and the WIFI transmission module;
the microprocessor is provided with a reset pin, a reset key is connected between the reset pin and the ground end, one end of the anti-shake capacitor is connected with the reset pin, and the other end of the anti-shake capacitor is connected with the ground end.
2. The electroencephalogram signal acquisition and display system of claim 1, wherein the microprocessor is of the type STM32F207, and a filter capacitor is connected between each power supply pin and the ground terminal of the microprocessor.
3. The electroencephalogram signal acquisition and display system of claim 2, wherein the microprocessor further comprises a digital signal ground terminal and an analog signal ground terminal, a second resistor is connected between the digital signal ground terminal and the analog signal ground terminal, and the resistance value of the second resistor is 0.
4. The electroencephalogram signal acquisition and display system of claim 1, wherein the power management circuit comprises a direct current power supply, a first low-voltage linear regulator, a first voltage inverter, a second low-voltage linear regulator, and a third low-voltage linear regulator; the direct-current power supply is connected with the input end of the first low-voltage linear voltage stabilizer, the first output end of the first low-voltage linear voltage stabilizer is connected with the microprocessor, the second output end of the first low-voltage linear voltage stabilizer is connected with the input end of the second low-voltage linear voltage stabilizer, and the third output end of the first low-voltage linear voltage stabilizer is connected with the WIFI transmission module; the output end of the second low-voltage linear voltage stabilizer is connected with the bioelectricity collector; the second output end of the first low-voltage linear voltage stabilizer is connected with the input end of the first voltage inverter, the output end of the first voltage inverter is connected with the input end of the third low-voltage linear voltage stabilizer, and the output end of the third low-voltage linear voltage stabilizer is connected with the bioelectricity collector.
5. The brain electrical signal acquisition and display system of claim 1, wherein said brain electrical connector comprises a plurality of electrodes; the low-pass filtering circuit comprises a plurality of low-pass filtering units, and the low-pass filtering units are connected with the low-pass filtering units in a one-to-one correspondence manner; the plurality of low-pass filtering units are connected to the bioelectricity collector;
the low-pass filtering unit comprises a first resistor, a first capacitor and a voltage stabilizing diode; the first end of the first resistor is connected with one electrode, and the second end of the first resistor is respectively connected with the first end of the first capacitor and the cathode of the voltage stabilizing diode; the positive electrode of the voltage stabilizing diode and the second end of the first capacitor are both connected to the ground end, and the second end of the first resistor is connected to the bioelectricity collector.
6. The electroencephalogram signal acquisition and display system of claim 1, wherein the bioelectricity collector comprises an EM filter, a data selector, a programmable gain amplifier, a right leg drive circuit, an analog-to-digital converter and a microprocessing unit; the input end of the EM filter is connected with the low-pass filter circuit, the output end of the EM filter is connected with the input end of the data selector, the output end of the data selector is connected with the input end of the programmable gain amplifier, and the output end of the programmable gain amplifier is respectively connected with the input end of the analog-digital converter and the right leg driving circuit; the output end of the analog-digital converter is connected with the micro-processing unit, and the micro-processing unit is connected with the microprocessor.
7. The brain electrical signal acquisition and display system of claim 6, wherein said analog-to-digital converter is embodied as a 24-bit synchronous sampling sigma-delta type analog-to-digital converter.
8. The electroencephalogram signal acquisition and display system of claim 4, wherein the first low-voltage linear voltage regulator is of the type LM1117, the second low-voltage linear voltage regulator is of the type TPS73225, the third low-voltage linear voltage regulator is of the type TPS 72325; the voltage of the direct-current power supply is 6V, the voltage of a first output end of the first low-voltage linear voltage stabilizer is 3.3V, the voltage of a second output end of the first low-voltage linear voltage stabilizer is 5V, the voltage of an output end of the second low-voltage linear voltage stabilizer is 2.5V, and the voltage of an output end of the third low-voltage linear voltage stabilizer is-2.5V.
CN202121776233.2U 2021-07-30 2021-07-30 Electroencephalogram signal acquisition and display system Active CN217066394U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202121776233.2U CN217066394U (en) 2021-07-30 2021-07-30 Electroencephalogram signal acquisition and display system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202121776233.2U CN217066394U (en) 2021-07-30 2021-07-30 Electroencephalogram signal acquisition and display system

Publications (1)

Publication Number Publication Date
CN217066394U true CN217066394U (en) 2022-07-29

Family

ID=82497979

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202121776233.2U Active CN217066394U (en) 2021-07-30 2021-07-30 Electroencephalogram signal acquisition and display system

Country Status (1)

Country Link
CN (1) CN217066394U (en)

Similar Documents

Publication Publication Date Title
CN104958070B (en) Vital sign monitoring system
CN109381185A (en) A kind of surface myoelectric signal collection apparatus
CN217066394U (en) Electroencephalogram signal acquisition and display system
CN204258744U (en) Portable low power-consumption high-performance eeg amplifier circuit
CN215839116U (en) Electroencephalogram signal acquisition terminal
CN105769179B (en) A kind of portable 12 lead electrocardiosignal synchronous acquisition device
CN112617866A (en) EMG (electromagnetic EMG) electromyographic signal digital acquisition circuit and system
CN211674226U (en) Multichannel bioelectricity signal acquisition system
CN207832309U (en) Load ratio bridging switch vibration signal acquisition device and analysis system
CN204578515U (en) A kind of digital full isolation signals Acquisition Circuit
CN109259757A (en) Contactless 12 lead electrocardiogram signal acquisition device
CN212137645U (en) ADC acquisition circuit
Zamani et al. A Neurochemical Recording Microsystem with Analog Background Current Subtraction and 400V/s FSCV Sensing Using a 1 st-Order ΔΣM
CN211856874U (en) Residual current transformer measurement and abnormity detection circuit based on metering unit
CN107966207A (en) Load ratio bridging switch vibration signal acquisition device and analysis system
CN211978012U (en) Converter circuit of low-conductivity electromagnetic flowmeter
CN209281373U (en) Direct current biasing for human body Collection equipment eliminates circuit
CN208270774U (en) Detect the device from bed
CN207743988U (en) Intelligent gateway and intelligent care system
Rieger et al. A signal based clocking scheme for A/D converters in body sensor networks
CN220554005U (en) Sampling circuit
CN106951065B (en) 40-lead brain-computer interface information acquisition system
CN218546868U (en) Sensor synchronous data acquisition circuit
CN110882467A (en) Sleeping instrument
CN214895590U (en) Electric energy quality acquisition module device

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant