CN214335516U - ARM-based DITS bus analyzer - Google Patents

ARM-based DITS bus analyzer Download PDF

Info

Publication number
CN214335516U
CN214335516U CN202120504042.4U CN202120504042U CN214335516U CN 214335516 U CN214335516 U CN 214335516U CN 202120504042 U CN202120504042 U CN 202120504042U CN 214335516 U CN214335516 U CN 214335516U
Authority
CN
China
Prior art keywords
dits
chip
dei1016
signal
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202120504042.4U
Other languages
Chinese (zh)
Inventor
刘贵行
王国梁
于洪轩
徐慧章
罗思宇
卢晓琪
谭海云
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tianjin Ruichi Aviation Technology Co ltd
Original Assignee
Civil Aviation University of China
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Civil Aviation University of China filed Critical Civil Aviation University of China
Priority to CN202120504042.4U priority Critical patent/CN214335516U/en
Application granted granted Critical
Publication of CN214335516U publication Critical patent/CN214335516U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Maintenance And Management Of Digital Transmission (AREA)

Abstract

The utility model relates to a DITS bus analyzer based on ARM, including host computer shell and the host computer circuit of setting in the host computer shell, the host computer circuit is by receiving decoding unit, data processing unit, result display element and electrical unit and constitute, receives decoding unit and includes signal reception port I, signal reception port II and DEI1016 chip; the power supply unit provides power for the receiving decoding circuit, the ARM processor and the TFT touch screen through a 5V power supply interface; the DEI1016 chip, the ARM processor and the TFT display screen are respectively connected with a signal receiving port II, and the signal receiving port I is connected with the TFT display screen through the DEI1016 chip and the ARM processor in sequence; the analyzer can simulate and receive DITS signals from DITS data sending equipment, can automatically decode the DITS signals only by connecting a signal source, displays corresponding engineering values, is low in cost, intuitive in result and reduces time consumption.

Description

ARM-based DITS bus analyzer
Technical Field
The utility model relates to a DITS bus analysis appearance based on ARM can be arranged in aircraft navigation practice link among professional this branch of academic or vocational study student aircraft electronic system practice courses such as avionics information, can carry out the analysis and calculation and verify the result to DITS data.
Background
The DITS bus is a standard in the aviation industry, which is specially established for avionics system communication, and is one of the most common digital interfaces of avionics equipment at present. During the flight of an aircraft, many flight information (such as flight altitude, speed, heading, etc.) is transmitted via the DITS bus. The digital information transmitted on the DITS bus is called a data word, the data word is specified to have two coding modes of binary-decimal coding (BCD) or binary coding (BNR), each data word has 32 bits, the waveform displayed on an oscilloscope of each bit is a bipolar return-to-zero pulse, and one data word transmits one flight parameter. The format of the data word comprises 5 parts, 1-8 bits are mark codes (label), each transmitted parameter has a corresponding mark code, the identification code has 8 bits and is divided into three sections, the range is 0-377, for example 034 is a preselected channel. Bits 9-10 are the source/destination identification code (SDI). Some important systems in an aircraft have one or more spare systems that can be set to indicate whether the DITS data is to be transmitted to all systems or only to or from one of the same systems by setting a source/destination identification (SDI). 00 represents call to all systems, 01, 10, 11 represent delivery to system 1, system 2, system 3, respectively.
11-29 bits (BCD coding) or 11-28 bits (BNR coding) are used as DATA areas (DATA), the DATA areas are divided into five sections under the BCD code format, each section is subjected to binary-decimal conversion to obtain DATA, the position of a DATA decimal point is determined according to the resolution required by each parameter, the DATA areas are sequentially decreased by half from the highest position to the lowest position under the BNR code format, and the required DATA are obtained according to the maximum value of the transmitted parameter.
Bits 30-31 (BCD encoding) or bits 29-31 (BNR encoding) are symbol status codes (SSM), the bits 29 (BNR encoding) represent the properties of the data word, such as direction, positive and negative, the bits 30-31 represent the status of the hardware of the data transmitter, and when the value is 11, the hardware works normally. The 32 bits are parity bits (PAR) for checking whether the transmission data is valid, and when the number of 1-31 bits 1 is an even number, it is 1, otherwise it is 0.
In the aircraft navigation practice link in the practice course of the aircraft electronic system of the students in the department of profession, such as aviation electronic information and the like, oscilloscope waveform display needs to be carried out on DITS data output by a DITS data sending device, and then a transmission data engineering value is obtained through observation and manual calculation, so that energy and time are wasted, but most of DITS bus analyzers need to be imported currently, the selling price of mature bus analyzers in the market generally exceeds 40000 yuan, and part of functions cannot be utilized in the teaching process. And it serves primarily airports, airlines, etc. And the analyzer specially used for airplane maintenance teaching is lacked. The utility model discloses can be directly for the student of engineering maintenance specialty to use at the teaching in-process, it is easy and simple to handle, save the teaching time.
Queried from the national knowledge network: 1, researching an ARINC429 test system design and a bus data description method; 2. in both documents of the ARINC429 bus data analysis based on the USBee, the method of the DITS data analyzer is implemented, but the method adopted by the method is complex, a special database is required to be used, the method is not suitable for teaching application, the cost and the subsequent maintenance cost are high, and therefore, the development of the analyzer with domestic proprietary intellectual property rights, which is low in cost and simple and convenient to operate, is required.
Disclosure of Invention
The utility model discloses a to the comparatively expensive DITS bus analysis appearance on the present market, manual record and the loaded down with trivial details operation of calculation etc. are not enough, have designed a DITS bus analysis appearance based on ARM.
The main task of the analyzer is to analyze DITS bus data of the current practice course of the aircraft electronic system in the department, the analyzer can receive a DITS signal sent by a DITS data sending device, and students can directly read decoded engineering values of the received DITS signal through simple operation.
In order to achieve the above purpose, the technical scheme adopted by the utility model is as follows: a DITS bus analyzer based on ARM comprises a host shell and a host circuit arranged in the host shell, wherein the host circuit consists of a receiving and decoding unit, a data processing unit, a result display unit and a 5V power interface,
the receiving decoding unit comprises a signal receiving port I, a signal receiving port II and a DEI1016 chip;
the data processing unit comprises an ARM processor;
the result display unit comprises a TFT display screen;
the 5V power interface provides power for the receiving decoding unit, the data processing unit and the result display unit;
the DEI1016 chip, the ARM processor and the TFT display screen are respectively connected with a signal receiving port II, and the signal receiving port I is connected with the TFT display screen through the DEI1016 chip and the ARM processor in sequence;
the signal receiving port I, the signal receiving port II and the 5V power interface are arranged on the upper end face of the host shell, and the TFT display screen is arranged in front of the host shell;
the DEI1016 chip is used for receiving a DITS signal sent by DITS data sending equipment, and the DEI1016 chip is an ARINC429 protocol chip and can receive and send the DITS signal; the ARM processor is used for receiving and processing the converted binary signal signals transmitted from the DEI1016 chip pins, converting the binary signals into applicable engineering values through operation after the processing, and converting the engineering values into TFT screen signals;
the TFT display screen is used for receiving a screen signal from the ARM processor to display a processing result and can display a data area, an engineering value and identification code data.
The utility model has the advantages that:
the device can automatically decode DITS signals, an operator can receive the DITS signals sent by the DITS data sending equipment only by connecting the output port of the DITS data sending equipment with the input port of the analyzer, and the screen can display engineering values corresponding to the DITS signals without extra manual calculation. Compare in traditional analysis appearance, traditional analysis appearance complex operation is unsuitable for the student, and is high in price moreover, and this set of analysis appearance not only saves time, saves energy, saves the fund moreover.
The integrated function of this utility model is directed at student's daily study and practice operation, compares traditional analysis appearance equipment, has detached the function that the student does not need, makes the operation no longer loaded down with trivial details, and also the great saving manufacturing cost moreover is favorable to promoting in the teaching practice of each colleges and universities.
Drawings
Fig. 1 is a circuit connection block diagram of the present invention;
fig. 2 is a schematic diagram of the host casing of the present invention.
Detailed Description
As shown in fig. 1 and fig. 2, a DITS bus analyzer based on ARM includes a host casing 1 and a host circuit disposed in the host casing 1, wherein the host circuit is composed of a receiving and decoding unit, a data processing unit, a result display unit and 5V power interfaces 1-3.
The receiving decoding unit comprises a signal receiving port I1-1, a signal receiving port II 1-2 and a DEI1016 chip;
the data processing unit comprises an ARM processor;
the result display unit comprises a TFT display screen 1-4.
The 5V power interface 1-3 is used for providing an interface for an external power line, and when the power is connected, the power can be provided for the receiving decoding unit, the data processing unit and the result display unit.
The DEI1016 chip, the ARM processor and the TFT display screen 1-4 are respectively connected with the signal receiving port II 1-2, and the signal receiving port I1-1 is connected with the TFT display screen 1-4 through the DEI1016 chip and the ARM processor in sequence.
The signal receiving port I1-1, the signal receiving port II 1-2 and the 5V power interface 1-3 are arranged on the upper end face of the host machine shell 1, the TFT display screen 1-4 is arranged in front of the host machine shell 1, the signal receiving port I1-1 is an anode, and the signal receiving port II 1-2 is a grounding port.
The DEI1016 chip is also called as ARINC429 protocol chip, the DEI1016 chip is used for receiving DITS signals sent by DITS data sending equipment and can receive and send the DITS signals, after the DEI1016 chip receives the signals, the DEI1016 chip can convert the signals into binary signals of 32 bits, high and low levels on pins of the DEI1016 chip represent 0 and 1, and then corresponding data are transmitted to the ARM processor through pins connected with the ARM processor;
the ARM processor is a core part of the system and uses an STM32F405 singlechip to process data. The ARM processor is used for receiving and processing the converted binary signal signals transmitted from the DEI1016 chip pins, converting the binary signals into applicable engineering values through operation after the processing, and converting the engineering values into TFT screen signals.
The TFT display screen 1-4 is used as a result display module for visually presenting the data processed by the system in front of the human for analyzing. The data that can be displayed by the TFT display screen 1-4 includes a lab value, a 32-bit binary code (expressed in hexadecimal) and specific data of the data area, and the functions of system setting, system self-checking, etc. can also be realized by the TFT display screen 1-4.
A use method of a DITS bus analyzer based on ARM comprises the following steps:
1. the system is powered on, a 5V power supply is accessed to the 5V power supply interface 1-3, the system is initialized after the access, whether each component unit of the host is normal or not is checked, and if the component units are normal, the next step is carried out; if not, the operation is ended.
2. The analyzer is placed outside DITS data sending equipment, two measuring lines are taken, one end of each measuring line is connected to a signal output port of the DITS data sending equipment, the other end of each measuring line is connected with a signal receiving port I1-1 and a signal receiving port II 1-2 of the analyzer, the signal receiving port I1-1 is an anode port, and the signal receiving port II 1-2 is a grounded cathode port.
3. The tester sets the first testing DITS signal parameters on the DITS data transmission equipment, for example, the flag code is 222, the source/destination identification code is 00, the data area is 7FD8, and the like, and the system transmits the DITS signal after the setting.
4. After the analyzer receives the signal, the analyzer starts to process and analyze the received signal and displays the analysis result on a TFT display screen 1-4, wherein the displayable data comprises a 32-bit DITS signal (displayed in hexadecimal), an identification code, a data area (displayed in binary) and a real engineering value after analysis and conversion; if the screen is extinguished or a messy code appears at the moment, the fault is indicated, and the fault removal work is required.
5. The DITS signals of the same mark code and data area are selected for different source/destination identification codes of 00, 01, 10 and 11 for testing, when the test is carried out, the TFT screen is lightened, the same identification code and data area are displayed in each test, the analyzed engineering values are the same, the analyzer works normally, and if any test fails, the fault removal work is required.
6. Setting the same source/destination identification code, sending DITS signals with different mark codes and different data areas, when the TFT display screen 1-4 is lighted up and the mark code and the data area displayed in each test are the same as the set and sent data, indicating that the analyzer normally works, and if any test fails, performing fault removal work.
The software program involved in the method is a development system using keil5 well known in the prior art, the programming language is C language, and the involved protocol is ARINC429 bus protocol.

Claims (1)

1. The utility model provides a DITS bus analysis appearance based on ARM which characterized in that: the device comprises a host shell (1) and a host circuit arranged in the host shell (1), wherein the host circuit consists of a receiving and decoding unit, a data processing unit, a result display unit and a 5V power interface (1-3);
the receiving decoding unit comprises a signal receiving port I (1-1), a signal receiving port II (1-2) and a DEI1016 chip;
the data processing unit comprises an ARM processor;
the result display unit comprises a TFT display screen (1-4);
the 5V power interface (1-3) provides power for the receiving decoding unit, the data processing unit and the result display unit;
the DEI1016 chip, the ARM processor and the TFT display screen (1-4) are respectively connected with a signal receiving port II (1-2), and the signal receiving port I (1-1) is connected with the TFT display screen (1-4) through the DEI1016 chip and the ARM processor in sequence;
the signal receiving port I (1-1), the signal receiving port II (1-2) and the 5V power interface (1-3) are arranged on the upper end face of the host machine shell (1), and the TFT display screen (1-4) is arranged in front of the host machine shell (1);
the DEI1016 chip is used for receiving a DITS signal sent by DITS data sending equipment, and the DEI1016 chip is an ARINC429 protocol chip and can receive and send the DITS signal; the ARM processor is used for receiving and processing the converted binary signal signals transmitted from the DEI1016 chip pins, converting the binary signals into applicable engineering values through operation after the processing, and converting the engineering values into TFT screen signals;
the TFT display screen (1-4) is used for receiving a screen signal from the ARM processor to display a processing result, and can display a data area, an engineering value and identification code data.
CN202120504042.4U 2021-03-10 2021-03-10 ARM-based DITS bus analyzer Active CN214335516U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202120504042.4U CN214335516U (en) 2021-03-10 2021-03-10 ARM-based DITS bus analyzer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202120504042.4U CN214335516U (en) 2021-03-10 2021-03-10 ARM-based DITS bus analyzer

Publications (1)

Publication Number Publication Date
CN214335516U true CN214335516U (en) 2021-10-01

Family

ID=77888434

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202120504042.4U Active CN214335516U (en) 2021-03-10 2021-03-10 ARM-based DITS bus analyzer

Country Status (1)

Country Link
CN (1) CN214335516U (en)

Similar Documents

Publication Publication Date Title
CN112165415B (en) 1553B bus control equipment, control system and control method
CN104656632A (en) Integrated interface test system and detection method for aircraft semi-physical simulation tests
CN106546839A (en) Attitude control engine ground checkout equipment debugs test system and method automatically
CN105091927A (en) All-liquid-crystal automobile instrument automatic test platform
CN113985319A (en) Automatic change interface test equipment
CN112162495A (en) Inertial navigation simulation system and method based on ARINC429 bus
CN103699017A (en) Simulation test system and simulation test method for interface equipment of simulator in nuclear power station
CN205179063U (en) Automobile -used radio frequency communication device hardware is at ring testing tool
CN107450013A (en) A kind of circuit board functional completeness test platform and method of testing
CN214335516U (en) ARM-based DITS bus analyzer
CN114184941A (en) Test system and method for module containing ADC chip
CN212258965U (en) Automatic test system of radio frequency module
CN201532421U (en) Audio control panel test device for airliners in civil aviation
CN102467348A (en) Method and system for receiving data from measuring instrument
CN111026592A (en) Computer hardware detection device
CN215499021U (en) Multi-protocol communication system detection device
CN106546936B (en) Virtual detection system and detection method for detecting energy efficiency monitoring equipment
CN105974221A (en) Universal adapter for multi-channel bus interface module testing
CN103268275B (en) Handheld serial port simulator
CN207752087U (en) Line fault detecting system
CN216411947U (en) Automatic brake control assembly test bench
CN112765069B (en) ARINC429 bus ICD back-solving method, device and system
CN110611676B (en) Synchronous and asynchronous data fusion coding device based on IRIG-106 standard
CN213149204U (en) Detection apparatus for aviation cable
CN212343769U (en) Test system for IRIG-B code output function of time system terminal

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20231213

Address after: AVIC Science Park, No. 9, Guangxuan Road, Dongli District, Tianjin 300300

Patentee after: Hu Wanli

Patentee after: Liu Guixing

Address before: 300300 Tianjin city Dongli District North Road No. 2898

Patentee before: CIVIL AVIATION University OF CHINA

TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20240201

Address after: Room 306, Building C2, Science and Technology Park, Civil Aviation University of China, Zone C, Guangxuan Road Aviation Business Center, Dongli District, Tianjin, 300300

Patentee after: Tianjin Ruichi Aviation Technology Co.,Ltd.

Country or region after: China

Address before: AVIC Science Park, No. 9, Guangxuan Road, Dongli District, Tianjin 300300

Patentee before: Hu Wanli

Country or region before: China

Patentee before: Liu Guixing