CN214311370U - Multi-interface, input and output configurable wiegand communication expansion board - Google Patents
Multi-interface, input and output configurable wiegand communication expansion board Download PDFInfo
- Publication number
- CN214311370U CN214311370U CN202120284806.3U CN202120284806U CN214311370U CN 214311370 U CN214311370 U CN 214311370U CN 202120284806 U CN202120284806 U CN 202120284806U CN 214311370 U CN214311370 U CN 214311370U
- Authority
- CN
- China
- Prior art keywords
- wiegand
- interface unit
- input
- output
- serial bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000006854 communication Effects 0.000 title claims abstract description 18
- 238000004891 communication Methods 0.000 title claims abstract description 18
- 238000006243 chemical reaction Methods 0.000 claims description 12
- 238000012545 processing Methods 0.000 claims description 6
- 239000013078 crystal Substances 0.000 claims description 5
- 238000000034 method Methods 0.000 claims description 5
- 230000008569 process Effects 0.000 claims description 3
- 230000008859 change Effects 0.000 description 9
- 238000010586 diagram Methods 0.000 description 8
- 230000002093 peripheral effect Effects 0.000 description 8
- 230000005540 biological transmission Effects 0.000 description 7
- 230000003287 optical effect Effects 0.000 description 6
- 238000012795 verification Methods 0.000 description 5
- 230000008878 coupling Effects 0.000 description 4
- 238000010168 coupling process Methods 0.000 description 4
- 238000005859 coupling reaction Methods 0.000 description 4
- 238000002955 isolation Methods 0.000 description 4
- 230000007175 bidirectional communication Effects 0.000 description 2
- 238000012937 correction Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000001914 filtration Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000011161 development Methods 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
- 238000009966 trimming Methods 0.000 description 1
Images
Abstract
The utility model relates to a many interfaces, input and output can dispose wiegand communication expansion board. The first Wiegand input/output interface unit and the first Wiegand input/output interface unit are configured as a Wiegand input interface or a Wiegand output interface. The first Wiegand input interface unit and the second Wiegand input interface unit output the received Wiegand data through any one of the Wiegand output interface unit, the serial bus RS485 interface unit or the serial bus RS232 interface unit. The Wiegand output interface unit outputs Wiegand data input from the Wiegand input/output interface unit, the Wiegand input interface unit, the serial bus RS485 interface unit and the serial bus RS232 interface unit. The utility model discloses a nimble extension of access control ware interface has improved access control ware's expansibility and compatibility greatly.
Description
Technical Field
The utility model relates to a security protection equipment extension field, especially many interfaces, input and output can dispose wiegand communication expansion board.
Background
In the prior art, the number of input interfaces of an access controller is usually determined and not changed, and if the number of input interfaces of equipment is increased, controller hardware needs to be modified. Along with the increase of application, the equipment that inserts can be more and more on the access control system, like face identification equipment, two-dimensional code identification equipment etc. access controller's input interface quantity restriction can't satisfy the demand of adding more equipment.
With the development of the technology, in the existing access control equipment products, the communication interface of the equipment is no longer a single wiegand interface, more and more equipment is biased to use an interface which can be interactively communicated in two directions and has high transmission rate, such as an RS485 serial bus interface, an RS232 serial interface and the like, and the equipment with different types of interfaces cannot be directly connected and communicated, so that the expansibility, compatibility and flexibility of an access control system are limited.
In practical application, a dual-verification access control mode exists in a situation with a higher security level, such as a fingerprint + RFID card, a human face + RFID card, and the like, and wiegand data output by two verification devices need to be compared, and the two verification devices can pass verification when the two verification devices output the same data. The Wiegand interfaces of most of the existing access controllers are mutually independent, and the functions can not be realized.
Disclosure of Invention
In order to solve the problems existing in the prior art, the utility model aims to provide a multi-interface and input/output configurable wiegand communication expansion board. The access controller interface is flexibly expanded, the expansibility and compatibility of the access controller are greatly improved, and more equipment can be quickly expanded by changing the access controller interface as little as possible on the basis of the conventional system.
In order to achieve the above object, the technical solution of the present invention is implemented as follows:
the multi-interface input/output configurable wiegand communication expansion board is composed of a first wiegand input/output interface unit, a second wiegand input/output interface unit, a first wiegand input interface unit, a second wiegand output interface unit, a serial bus RS485 interface unit, a serial bus RS232 interface unit, a power supply interface unit and a microprocessor unit. The structure is characterized in that;
the first Wiegand input/output interface unit and the first Wiegand input/output interface unit are both composed of a connecting terminal, an input buffer circuit, an output buffer circuit and a change-over switch circuit. The first Wiegand input interface unit, the second Wiegand input interface unit and the Wiegand output interface unit are all composed of connecting terminals and output buffer circuits. And the serial bus RS485 interface unit consists of a connector and an RS485 conversion circuit. And the serial bus RS232 interface unit consists of a connector and an RS232 conversion circuit. The power interface unit consists of a connector, a +5V voltage regulator and a 3.3V voltage regulator, and an input power is converted into +5V and +3.3V voltages by the voltage regulator to provide power for the operation of all parts of circuits on the expansion board. The microprocessor unit is composed of a processor chip, a crystal oscillator circuit and a reset circuit, processes data input by each interface unit and outputs a processing result according to needs. The first Wiegand input/output interface unit, the second Wiegand input/output interface unit, the first Wiegand input interface unit, the second Wiegand input interface unit, the Wiegand output interface unit, the serial bus RS485 interface unit, the serial bus RS232 interface unit and the power supply interface unit are respectively connected with the microprocessor unit.
The first Wiegand input/output interface unit and the second Wiegand input/output interface unit are configured to be a Wiegand input interface for receiving Wiegand data transmitted by external equipment, and the received Wiegand data is output through any one of the Wiegand output interface unit, the serial bus RS485 interface unit or the serial bus RS232 interface unit. The first Wiegand input/output interface unit and the second Wiegand input/output interface unit are configured as Wiegand output interfaces, and the received Wiegand data is output.
The first Wiegand input interface unit and the second Wiegand input interface unit are used as Wiegand input interfaces to receive Wiegand data transmitted by external equipment, and the received Wiegand data is output through any one of the Wiegand output interface unit, the serial bus RS485 interface unit or the serial bus RS232 interface unit.
The Wiegand output interface unit is used as a Wiegand output interface and outputs Wiegand data input from the first Wiegand input/output interface unit, the second Wiegand input/output interface unit, the first Wiegand input interface unit, the second Wiegand input interface unit, the RS485 serial bus interface unit and the RS232 serial bus interface unit.
In the Wiegand expansion board, the first Wiegand input/output interface unit and the second Wiegand input/output interface unit are configured to be Wiegand input, any two interface units in the first Wiegand input interface unit and the second Wiegand input interface unit are configured to be added with a comparison group function, and when Wiegand data input by the two interface units in the comparison group within 5s are the same, the received Wiegand data is output through the configured output interface unit.
In the wiegand expansion board, the microprocessor unit realizes remote or local online upgrading of the processor program through a serial bus RS485 interface unit or a serial bus RS232 interface unit.
In the wiegand expansion board, the first wiegand input/output interface unit and the second wiegand input/output interface unit carry out input or output switching through a configuration working mode.
The utility model discloses owing to adopted above-mentioned structure, the wiegand input signal line also can work as wiegand output signal line and use, simultaneously the utility model discloses a wiegand signal can also carry out interconversion with the 485/232 signal. Compared with the prior art, the utility model discloses a nimble extension of access control ware interface has improved access control ware's expansibility and compatibility greatly, and it is very convenient to use, can expand more equipment fast in the change as little as possible on current access control system's basis moreover.
The present invention will be further described with reference to the accompanying drawings and the following detailed description.
Drawings
FIG. 1 is a schematic diagram of the circuit connection of the present invention;
fig. 2 is a schematic circuit diagram of a first wiegand input/output interface unit and a second wiegand input/output interface unit in an embodiment of the present invention;
fig. 3 is a schematic circuit diagram of the first wiegand input interface unit and the second wiegand input interface unit in the embodiment of the present invention;
fig. 4 is a schematic circuit diagram of a wiegand output interface unit according to an embodiment of the present invention;
fig. 5 is a schematic circuit diagram of an RS485 interface unit of the embodiment of the present invention;
fig. 6 is a schematic circuit diagram of an RS232 interface unit according to an embodiment of the present invention;
fig. 7 is a schematic circuit diagram of a power interface unit according to an embodiment of the present invention;
fig. 8 is a circuit diagram of a microprocessor unit according to an embodiment of the present invention.
Detailed Description
Referring to fig. 1, the present invention discloses a multi-interface and input/output configurable wiegand communication expansion board, which is composed of a wiegand input/output interface unit 1, a wiegand input/output interface unit 2, a wiegand input interface unit 3, a wiegand input interface unit 4, a wiegand output interface unit 5, a serial bus RS485 interface unit 6, a serial bus RS232 interface unit 7, a power supply interface unit 8 and a microprocessor unit 9.
Referring to fig. 2, the wiegand input/output interface unit i 1 and the wiegand input/output interface unit ii 2 are both composed of a connection terminal, an input buffer circuit, an output buffer circuit, and a change-over switch circuit. The first Wiegand input/output interface unit 1 and the second Wiegand input/output interface unit 2 share a 6pin connecting terminal, and each of the connecting terminals consists of three data lines D0, D1 and GND, wherein the D0 and the D1 respectively have corresponding input buffer circuits, output buffer circuits and high-power TVS protection devices, and one end of each connecting terminal is connected to the input end of each input buffer circuit and the output end of each output buffer circuit.
The input buffer circuit consists of a differential comparator, an exclusive-or gate and peripheral devices, and has high input impedance and small required driving current. When the level of the input on D0 or D1 is higher than +2.5V, the corresponding differential comparator outputs a high level, indicating that a logic "1" is output, and when the level of the input on D0 or D1 is lower than +2.5V, the corresponding differential comparator outputs a low level, indicating that a logic "0" is output. The outputs of the two differential comparators are connected to the input ends of the exclusive-or gates, and exclusive-or operation is performed, and the sum of the outputs of the exclusive-or gates and the output of the D0 corresponding to the differential comparators is used as the output end of the output buffer circuit. The input end of the input buffer circuit is connected with the connecting terminal and the output end of the output buffer circuit, and the output end of the input buffer circuit is connected with the normally closed end of the change-over switch circuit. The input buffer circuit can well carry out filtering and waveform correction on input signals and improve the level compatibility of an interface.
The output buffer circuit consists of an NPN triode and a peripheral circuit, and has small output impedance and strong load capacity; d0 and D1 are respectively connected to the collector of the triode. When the base of the NPN transistor corresponding to the D0 or the D1 has high-level input, the transistor is conducted, and the D0 or the D1 outputs low level. When the base of the NPN transistor corresponding to the D0 or the D1 has low-level input, the transistor is cut off, and the D0 or the D1 outputs high level. The input end of the output buffer circuit is connected with the normally open end of the change-over switch circuit, and the output end of the output buffer circuit is connected with the connecting terminal and the input end of the input buffer circuit.
The switching switch circuit consists of a 4-channel single-pole double-throw SPDT analog switch chip. The channel 1 and the channel 2 are the same control group, the common end and the control end are connected to the microprocessor unit 9, the normally closed end is connected to the corresponding input buffer circuits of D0 and D1 of the first Wiegand input/output interface unit 1, the normally open end is connected to the corresponding output buffer circuits of D0 and D1 of the first Wiegand input/output interface unit 1, and the common end is used for switching the corresponding input buffer circuit or output buffer circuit of the first Wiegand input/output interface unit 1. The channel 3 and the channel 4 are the same control group, the common end and the control end are connected to the microprocessor unit 9, the normally closed end is connected to the corresponding input buffer circuits of D0 and D1 of the wiegand input/output interface unit two 2, and the normally open end is connected to the corresponding output buffer circuits of D0 and D1 of the wiegand input/output interface unit two 2, so as to switch the corresponding input buffer circuit or output buffer circuit of the wiegand input/output interface unit two 2.
The first Wiegand input/output interface unit 1 and the second Wiegand input/output interface unit 2 can be used as a Wiegand input interface to receive Wiegand signals transmitted by external equipment, are automatically compatible with a WG26/WG34/WG66/WG82 Wiegand protocol, and received Wiegand data can be output to other equipment through any one of the Wiegand output interface unit 5, the serial bus RS485 interface unit 6 or the serial bus RS232 interface unit 7. The Wiegand output interface can also be used as a Wiegand output interface to output Wiegand data to other devices, and the Wiegand output interface can be used for outputting data in the Wiegand protocol format WG26/WG34/WG66/WG 82. The data of the first Wiegand input/output interface unit 1, the second Wiegand input/output interface unit 2, the first Wiegand input interface unit 3 and the second Wiegand input interface unit 4 and the Wiegand data input by the serial bus RS485 interface unit 6 and the serial bus RS232 interface unit 7 can be output. The input/output can be switched by configuring the working mode to realize the expansion of the Wiegand interface and the flexible configuration of the number of the input/output interfaces.
Referring to fig. 3, the wiegand input interface unit i 3 and the wiegand input interface unit ii 4 are composed of a connection terminal and an output buffer circuit. The first Wiegand input interface unit 3 and the second Wiegand input interface unit 4 share a 6pin connecting terminal, and each of the connecting terminals consists of three data lines D0, D1 and GND, wherein the D0 and the D1 respectively have corresponding input buffer circuits and high-power TVS protection devices, and one end of each connecting terminal is connected to the input end of the input buffer circuit.
The input buffer circuit consists of a differential comparator, an exclusive-or gate and peripheral devices, and has high input impedance and small required driving current. When the level of the input on D0 or D1 is higher than +2.5V, the corresponding differential comparator outputs a high level, indicating that a logic "1" is output, and when the level of the input on D0 or D1 is lower than +2.5V, the corresponding differential comparator outputs a low level, indicating that a logic "0" is output. The outputs of the two differential comparators are connected to the input ends of the exclusive-or gates, and exclusive-or operation is performed, and the sum of the outputs of the exclusive-or gates and the output of the D0 corresponding to the differential comparators is used as the output end of the output buffer circuit. The input buffer circuit can perform filtering and waveform correction on the input signal well and improve the level compatibility of the interface, and the output of the input buffer circuit is connected to the microprocessor unit 9.
The first Wiegand input interface unit 3 and the second Wiegand input interface unit 4 are only used as Wiegand input interfaces to receive Wiegand data transmitted by external equipment, are automatically compatible with WG26/WG34/WG66/WG82 Wiegand protocols, and the received Wiegand data can be output to other equipment through any one of the first Wiegand input/output interface unit 1, the second Wiegand input/output interface unit 2, the Wiegand output interface unit 5, the serial bus RS485 interface unit 6 or the serial bus RS232 interface unit 7, so that flexible interface expansion combination can be realized.
Referring to fig. 4, the wiegand output interface unit 5 is composed of a connection terminal and an output buffer circuit, and is connected to the microprocessor unit 9. The Wiegand output interface unit 5 and the power interface unit 8 share a 6pin connecting terminal, the Wiegand output interface unit 5 is composed of three data lines D0, D1 and GND, wherein, D0 and D1 are both provided with corresponding output buffer circuits and high-power TVS protective devices, and one end of the connecting terminal is connected to the output end of the output buffer circuit.
The output buffer circuit consists of an NPN triode and peripheral devices, and has small output impedance and strong load capacity; d0 and D1 are respectively connected to the collector of the triode. When the base electrode of the D0 or D1 corresponding to the NPN triode has high-level input, the triode is conducted, and D0 or D1 outputs low level; when the base of the NPN transistor corresponding to the D0 or the D1 has low-level input, the transistor is cut off, and the D0 or the D1 outputs high level. The input end of the output buffer circuit is connected with the microprocessor unit 9, and the output end of the output buffer circuit is connected with the connecting terminal.
The wiegand output interface unit 5 only serves as a wiegand output interface to output wiegand signals to other equipment, can configure and output data in a WG26/WG34/WG66/WG82 wiegand protocol format, can output data of the first wiegand input/output interface unit 1, the second wiegand input/output interface unit 2, the first wiegand input interface unit 3 and the second wiegand input interface unit 4, and data input by the RS485 serial bus interface unit 6 and the RS232 serial bus interface unit 7, and realizes expansion of the wiegand interface.
When the first Wiegand input/output interface unit 1 and the second Wiegand input/output interface unit 2 are configured to be Wiegand input, and any two interface units of the first Wiegand input interface unit 3 and the second Wiegand input interface unit 4 can be configured to be added with a comparison group function, and when Wiegand data input by the two interface units in the comparison group are the same within 5s, the received Wiegand data is output through the configured output interface unit.
Referring to fig. 5, the serial bus RS485 interface unit 6 is composed of a connection terminal and an RS485 conversion circuit, and is connected with the microprocessor unit 9. The serial bus RS485 interface unit 6 and the serial bus RS232 interface unit 7 share a 6pin connecting terminal, and the serial bus RS485 interface unit 6 is composed of three data lines of A +, B-and GND.
The RS485 conversion circuit consists of an optical coupling isolation circuit and an RS485 receiving and transmitting circuit, wherein the optical coupling isolation circuit consists of three optical coupling devices and peripheral devices, and the functions of isolation of electric signals and voltage conversion between the microprocessor unit 9 and the RS485 receiving and transmitting circuit are realized. The RS485 receiving and generating circuit consists of a special RS485 receiving and transmitting chip and peripheral devices, and level signals transmitted by the optical coupling isolation circuit are converted into differential level signals of an RS-485 protocol standard.
The serial bus RS485 interface unit 6 is a half-duplex serial communication interface, can perform bidirectional communication with other equipment with RS485 standard interfaces, realizes the expansion of a Wiegand interface to the RS485 interface, and has the highest communication speed supporting 115200 bps.
Referring to fig. 6, the serial bus RS232 interface unit 7 is composed of a connection terminal and an RS232 conversion circuit, and is connected to the microprocessor unit 9. The serial bus RS232 interface unit 7 is composed of three data lines of TX, RX and GND.
The RS232 conversion circuit consists of a special RS232 transceiver chip and peripheral devices, and realizes the conversion of the level signal transmitted by the microprocessor unit 9 into a positive level signal and a negative level signal of an RS-232 protocol standard.
The serial bus RS232 interface unit 7 is a full-duplex serial communication interface, can perform bidirectional communication with other equipment with RS232 standard interfaces, realizes the expansion of a Wiegand interface to the RS232 interface, and has the highest communication speed supporting 115200 bps.
The instruction of serial bus RS485 interface unit 6 and serial bus RS232 interface unit 7 accessible host computer software or specific format is right the utility model discloses it is right to carry out mode configuration, inquiry and software upgrading. Meanwhile, the Wiegand data input by the Wiegand input/output interface unit I1, the Wiegand input/output interface unit II 2, the Wiegand input interface unit I3 and the Wiegand input interface unit II 4 can be output through the interface units. The Wiegand data input by the interface can be output through the Wiegand output interface unit 5, so that the flexible expansion of the Wiegand interface is realized.
Referring to fig. 7, the power interface unit 8 is composed of a connector, +5V voltage regulator, +3.3V voltage regulator. The power interface unit 8 and the Wiegand output interface unit 5 share one 6pin connecting terminal, and the power interface unit 8 comprises three power lines of +12V and +5V, GND.
And the power supply interface unit 8 provides power supply for the operation of each part of circuits on the Weigen expansion board. When the +12V voltage is switched in, the +5V voltage is converted into the +5V voltage through the +5V voltage regulator, and then the power is supplied to the +5V working system. Meanwhile, the +5V voltage is converted into the +3.3V voltage by the +3.3V voltage regulator, and then the system working at the +3.3V voltage is supplied with power. When the +5V voltage is switched on, the +5V voltage working system is directly powered, and the +5V voltage regulator does not work. Meanwhile, after the +5V voltage is converted into the +3.3V voltage through the low-dropout linear regulator, the system working at the +3.3V voltage is supplied with power.
Referring to fig. 8, the microprocessor unit 9 is composed of a processor chip, a crystal oscillator circuit, and a reset circuit.
The processor chip is an ARM high-performance chip of a Cortex-M3 framework and is a data processing center of the whole Wiegand expansion board. The crystal oscillator circuit consists of an 8M crystal oscillator and peripheral devices thereof and is responsible for providing an operation clock for the processor chip. The reset circuit is composed of an RC circuit and provides a power-on reset level for the processing chip.
The microprocessor unit 9 is responsible for performing operation processing on the wiegand input data, the RS485 input data and the RS232 input data according to the set mode, and outputting a processing result according to the requirement. The microprocessor unit 9 can realize remote or local upgrading of the processor program through the serial bus RS485 interface unit 6 or the serial bus RS232 interface unit 7.
The utility model discloses an innovation point lies in:
1. the wiegand input signal line can be used as a wiegand output signal. In the wiegand circuit in the prior art, an externally input wiegand signal is subjected to waveform trimming and then transmitted to a processor for processing to obtain a result.
The difference of the Wiegand expansion board of the utility model lies in that the input circuit and the output circuit of the Wiegand are integrated together. Four signal lines of WG2_ CD0/WG2_ CD1 and WG1_ CD0/WG1_ CD1 in an output CN1 port on the connection terminals of the first Wiegand input/output interface unit 1 and the second Wiegand input/output interface unit 2 can be used as input and output signal lines, as shown in FIG. 2. When the circuit is configured in the input mode, the MCU first controls the pins WG2_ SEL/WG1_ SEL to connect the COM terminal to the NC terminal and disconnect the NO terminal. Then, the signal is input from the CN1 terminal to the wiegand buffer shaping circuit. Then an interrupt signal is output to NC2 through an exclusive OR circuit, and NC2 and COM2 are conducted, so that the MCU is triggered to read the input signal of the wiegand through NC 1. On the contrary, when the Wiegand signal is output, the MCU controls the WG2_ SEL/WG1_ SEL to connect the COM terminal to the NO terminal and disconnect the NC terminal. Then the Wiegand signal is transmitted to the NO end through the COM end, and the W2_ OD0/W2_ OD1 of the NO end is connected to the input of the Wiegand signal through a triode and a resistor, so that the input and output functions of the Wiegand signal are completed by one signal end.
2. The wiegand signal and 485/232 can be converted with each other. Referring to FIG. 5, the MCU is in communication with the 485 chip through TXD3/RXD3/RS485_ CTRL (485 chip control signal). The middle part is isolated by the optical coupler, so that the influence of the external environment on the core circuit is reduced. The optical coupler also has the function of converting a 3.3V signal into a 5V signal and has the function of a level shifter. CN6 is an interface terminal of 485 and 232. Referring to fig. 6, to the left are the communication indicator light circuits 232 and 485. as long as there is a low level signal passing on TXD1/RXD1, the two light emitting diodes of TX1/RX1 will flash with the signal frequency. The U6 is a 232 conversion chip, and mainly converts serial port signals TXD1/RXD1 of the MCU into 232 signals (RS 232TX/RS232 RX).
The 485/232/Wiegand signals can be converted into each other through the MCU. For example, a card swiping signal is input into the 485 terminal, enters the MCU through the 485 module, and then can be output from the Wiegand port through software format conversion. 232 the same process.
The utility model discloses when the wiegand expansion board used, when wiegand input/output interface unit 1 configured to 'input' mode, the input buffer circuit that corresponds enabled, and output buffer circuit forbids, change over switch normally closed end and public end intercommunication promptly. When the wiegand data is transmitted, the wiegand data is input into the microprocessor unit 9 after passing through the input buffer circuit and the change-over switch circuit, the microprocessor unit 9 outputs the received wiegand data through the wiegand output interface unit 5 and other wiegand output interface units, and the extension of the wiegand input interface is realized.
The utility model discloses when well wiegand input/output interface unit 1 configuration is to 'forwardding RS 485' mode, the input buffer circuit that corresponds enables, and output buffer circuit forbids, change over switch normally closed end and public end intercommunication promptly. When the wiegand data is transmitted, the wiegand data is input into the microprocessor unit 9 after passing through the input buffer circuit and the change-over switch circuit, the microprocessor unit 9 outputs the received wiegand data according to a preset format through the serial bus RS485 interface unit 6, and the extension of the wiegand input interface is realized.
The utility model discloses when well wiegand input/output interface unit 1 configuration is "forwardding RS 232' mode, the input buffer circuit that corresponds enables, and output buffer circuit forbids, change over switch normally closed end and public end intercommunication promptly. When the wiegand data is transmitted, the wiegand data is input into the microprocessor unit 9 after passing through the input buffer circuit and the change-over switch circuit, the microprocessor unit 9 outputs the received wiegand data according to a preset format through the serial bus RS232 interface unit 7, and the extension of the wiegand input interface is realized.
The utility model discloses when well wiegand input/output interface unit 1 configuration is to 'output' mode, the output buffer circuit that corresponds enables, and input buffer circuit forbids, and the change over switch normally opens promptly and the public end communicates. When the wiegand interface unit configured in the 'input' mode receives the wiegand data or when the serial bus RS485 interface unit 6 and the serial bus RS232 interface unit 7 receive the card number data, the microprocessor unit 9 outputs the received wiegand data or the card number data from the interface unit, thereby realizing the extension of the wiegand output interface.
The utility model discloses when well wiegand input/output interface unit two 2 configuration is to 'input' mode, the input buffer circuit that corresponds enables, and output buffer circuit forbids, change over switch normally closed end and public end intercommunication promptly. When the wiegand data is transmitted, the wiegand data is input into the microprocessor unit 9 after passing through the input buffer circuit and the change-over switch circuit, the microprocessor unit 9 outputs the received wiegand data through the wiegand output interface unit 5 and other wiegand output interface units, and the extension of the wiegand input interface is realized.
The utility model discloses when well wiegand input/output interface unit two 2 configuration was configured to 'forwardding RS 485' mode, the input buffer circuit that corresponds enabled, and output buffer circuit forbids, change over switch normally closed end and public end intercommunication promptly. When the wiegand data is transmitted, the wiegand data is input into the microprocessor unit 9 after passing through the input buffer circuit and the change-over switch circuit, the microprocessor unit 9 outputs the received wiegand data according to a preset format through the serial bus RS485 interface unit 6, and the extension of the wiegand input interface is realized.
The utility model discloses when well wiegand input/output interface unit two 2 configuration is to 'forwardding RS 232' mode, the input buffer circuit that corresponds enables, and output buffer circuit forbids, change over switch normally closed end and public end intercommunication promptly. When the wiegand data is transmitted, the wiegand data is input into the microprocessor unit 9 after passing through the input buffer circuit and the change-over switch circuit, and the microprocessor unit 9 outputs the received wiegand data according to a preset format through the serial bus RS232 interface unit 7 to realize the extension of the wiegand input interface.
The utility model discloses when well wiegand input/output interface unit two 2 configuration is to 'output' mode, the output buffer circuit that corresponds enables, and input buffer circuit forbids, change over switch normal open end and public end intercommunication promptly. When the wiegand interface unit configured in the 'input' mode receives the wiegand data, or when the serial bus RS485 interface unit 6 and the serial bus RS232 interface unit 7 receive the wiegand data, the microprocessor unit 9 outputs the received wiegand data from the interface unit, so that the extension of the wiegand output interface is realized.
The utility model discloses during well wiegand input interface unit 3 configuration is during 'input' mode, when wiegand data transmission comes in, input microprocessor unit 9 behind the input buffer circuit, microprocessor unit 9 can export received wiegand data through wiegand output interface unit 5 and other wiegand output interface units, realizes the extension of wiegand input interface.
The utility model discloses when well wiegand input interface unit 3 configuration was "forwardded RS 485' mode, when wiegand data transmission comes in, input microprocessor unit 9 behind the input buffer circuit, microprocessor unit 9 can export received wiegand data according to predetermined form through serial bus RS485 interface unit 6, realizes the extension of wiegand input interface.
The utility model discloses when well wiegand input interface unit 3 configuration was "forwardded RS 232' mode, when wiegand data transmission comes in, inputed microprocessor unit 9 behind the input buffer circuit, microprocessor unit 9 can export received wiegand data according to predetermined format through serial bus RS232 interface unit 7, realizes the extension of wiegand input interface.
The utility model discloses during well wiegand input interface unit two 4 configurations is when 'input' mode, when wiegand data transmission comes in, input microprocessor unit 9 behind the input buffer circuit, microprocessor unit 9 can export received wiegand data through wiegand output interface unit 5 and other wiegand output interface units, realizes the extension of wiegand input interface.
The utility model discloses when well wiegand input interface unit two 4 configuration is to 'forwardding RS 485' mode, when wiegand data transmission comes in, input microprocessor unit 9 behind the input buffer circuit, microprocessor unit 9 can export received wiegand data according to predetermined form through serial bus RS485 interface unit 6, realizes the extension of wiegand input interface.
The utility model discloses when well wiegand input interface unit two 4 configuration is to 'forwardding RS 232' mode, when wiegand data transmission comes in, input microprocessor unit 9 behind the input buffer circuit, microprocessor unit 9 can export received wiegand data according to predetermined format through serial bus RS232 interface unit 7, realizes the extension of wiegand input interface.
The utility model discloses well wiegand output interface unit 5 can dispose the arbitrary one in four kinds of wiegand data format of wiegand output data format WG26/WG34/WG66/WG 82. The microprocessor unit 9 outputs data from the wiegand input/output interface unit one 1, the wiegand input/output interface unit two 2, the wiegand input interface unit one 3 and the wiegand input interface unit two 4, and the wiegand data from the serial bus RS485 interface unit 6 and the serial bus RS232 interface unit 7 according to the configured format, thereby realizing the extension of the wiegand output interface.
The utility model provides a serial bus RS485 interface unit 6 can dispose the baud rate and be 9600bps/19200pbs/38400bps/57600bps/115200bps five kinds of baud rates arbitrary, and microprocessor unit 9 communicates according to the baud rate of configuration according to agreed data format and other equipment.
When the microprocessor unit 9 receives data conforming to the parameter setting format through the serial bus RS485 interface unit 6, the microprocessor unit 9 sets parameters of the wiegand input/output interface unit 1, the wiegand input/output interface unit two 2, the wiegand input interface unit one 3, the wiegand input interface unit two 4, the wiegand output interface unit 5, the serial bus RS485 interface unit 6, and the serial bus RS232 interface unit 7 according to the received parameters, thereby realizing the online flexible configuration of the interface unit functions.
When the microprocessor unit 9 receives data conforming to the parameter query format through the serial bus RS485 interface unit 6, the microprocessor unit 9 replies and outputs parameter data of seven interface units including the wiegand input/output interface unit one 1, the wiegand input/output interface unit two 2, the wiegand input interface unit one 3, the wiegand input interface unit two 4, the wiegand output interface unit 5, the serial bus RS485 interface unit 6 and the serial bus RS232 interface unit 7 through the serial bus RS485 interface unit 6, thereby realizing the acquisition of various parameters of the interface units.
When microprocessor unit 9 passes through serial bus RS485 interface unit 6 receive when meeting IAP upgrading format's data, microprocessor unit 9 can get into program upgrading mode and begin to receive the upgrading data package, and the data package is received and is accomplished the back and begin to upgrade, and then realize the utility model discloses the online remote upgrade or the local upgrade of procedure.
When the microprocessor unit 9 receives data conforming to the wiegand protocol format through the serial bus RS485 interface unit 6, the microprocessor unit 9 outputs the received data through the wiegand output interface unit 5, thereby realizing the extension of the serial bus RS485 interface to the wiegand interface.
The utility model discloses well serial bus RS232 interface unit 7 can dispose the baud rate and be 9600bps/19200pbs/38400bps/57600bps/115200bps any one in five kinds of baud rates, and microprocessor unit 9 communicates with other equipment according to the baud rate of configuration according to agreed data format.
When the microprocessor unit 9 receives data conforming to the parameter setting format through the serial bus RS232 interface unit 7, the microprocessor unit 9 sets parameters of the wiegand input/output interface unit 1, the wiegand input/output interface unit two 2, the wiegand input interface unit one 3, the wiegand input interface unit two 4, the wiegand output interface unit 5, the serial bus RS485 interface unit 6 and the serial bus RS232 interface unit 7 according to the received parameters, thereby realizing the online flexible configuration of the functions of the interface units.
When the microprocessor unit 9 receives data conforming to the parameter query format through the serial bus RS232 interface unit 7, the microprocessor unit 9 replies and outputs parameter data of seven interface units including the wiegand input/output interface unit one 1, the wiegand input/output interface unit two 2, the wiegand input interface unit one 3, the wiegand input interface unit two 4, the wiegand output interface unit 5, the serial bus RS485 interface unit 6 and the serial bus RS232 interface unit 7 through the serial bus RS485 interface unit 6, thereby realizing the acquisition of various parameters of the interface units.
When microprocessor unit 9 passes through serial bus RS232 interface unit 7 receive the data that accord with IAP upgrading format, microprocessor unit 9 can get into program upgrading mode and begin to receive the upgrading data package, and the data package is received and is begun to upgrade after accomplishing, and then realizes the utility model discloses the online remote upgrade or the local upgrade of procedure.
When the microprocessor unit 9 receives the wiegand data through the serial bus RS232 interface unit 7, the microprocessor unit 9 forwards and outputs the received data through the wiegand output interface unit 5, thereby realizing the expansion of the serial bus RS232 interface to the wiegand interface.
The above is only the preferred practice of the embodiment of the present invention, and is not intended to limit the technology of the present invention, all of which are included in the spirit and principles of the present invention, and various modifications, equivalent replacements, modifications, etc., which are performed within the scope of the present invention.
Claims (4)
1. The multi-interface input/output configurable wiegand communication expansion board is composed of a first wiegand input/output interface unit (1), a second wiegand input/output interface unit (2), a first wiegand input interface unit (3), a second wiegand input interface unit (4), a wiegand output interface unit (5), a serial bus RS485 interface unit (6), a serial bus RS232 interface unit (7), a power supply interface unit (8) and a microprocessor unit (9); it is characterized in that;
the first Wiegand input/output interface unit (1) and the second Wiegand input/output interface unit (2) are both composed of a connecting terminal, an input buffer circuit, an output buffer circuit and a change-over switch circuit; the first Wiegand input interface unit (3), the second Wiegand input interface unit (4) and the Wiegand output interface unit (5) are all composed of connecting terminals and output buffer circuits; the serial bus RS485 interface unit (6) consists of a connector and an RS485 conversion circuit; the serial bus RS232 interface unit (7) consists of a connector and an RS232 conversion circuit; the power supply interface unit (8) consists of a connector, a +5V voltage regulator and a 3.3V voltage regulator, and an input power supply is converted into +5V and +3.3V voltages through the voltage regulator and then provides power for the work of circuits of all parts on the expansion board; the microprocessor unit (9) consists of a processor chip, a crystal oscillator circuit and a reset circuit, processes data input by each interface unit and outputs a processing result according to requirements; the Wiegand input/output interface unit I (1), the Wiegand input/output interface unit II (2), the Wiegand input interface unit I (3), the Wiegand input interface unit II (4), the Wiegand output interface unit (5), the serial bus RS485 interface unit (6), the serial bus RS232 interface unit (7) and the power supply interface unit (8) are respectively connected with the microprocessor unit (9);
the first Wiegand input/output interface unit (1) and the second Wiegand input/output interface unit (2) are configured into a Wiegand input interface for receiving Wiegand data transmitted by external equipment, and the received Wiegand data is output through any one of the Wiegand output interface unit (5), the serial bus RS485 interface unit (6) or the serial bus RS232 interface unit (7); the first Wiegand input/output interface unit (1) and the second Wiegand input/output interface unit (2) or are configured as Wiegand output interfaces, and output the received Wiegand data;
the first Wiegand input interface unit (3) and the second Wiegand input interface unit (4) serve as Wiegand input interfaces to receive Wiegand data transmitted by external equipment, and the received Wiegand data is output through any one of a Wiegand output interface unit (5), a serial bus RS485 interface unit (6) or a serial bus RS232 interface unit (7);
the Wiegand output interface unit (5) is used as a Wiegand output interface and outputs Wiegand data input from the Wiegand input/output interface unit I (1), the Wiegand input/output interface unit II (2), the Wiegand input interface unit I (3), the Wiegand input interface unit II (4), the serial bus RS485 interface unit (6) and the serial bus RS232 interface unit (7).
2. The multi-interface input/output configurable wiegand communication expansion board according to claim 1, wherein the first wiegand input/output interface unit (1) and the second wiegand input/output interface unit (2) are configured as wiegand input, and any two interface units of the four interface units of the first wiegand input interface unit (3) and the second wiegand input interface unit (4) are configured with a function of adding a comparison group, and when the wiegand data input by the two interface units in the comparison group are the same within 5s, the received wiegand data is output through the configured output interface unit.
3. The multi-interface input-output configurable wiegand communication expansion board according to claim 1 or 2, wherein the microprocessor unit (9) realizes remote or local online upgrading of the processor program through a serial bus RS485 interface unit (6) or a serial bus RS232 interface unit (7).
4. The multi-interface input-output configurable wiegand communication expansion board according to claim 3, wherein the first wiegand input/output interface unit (1) and the second wiegand input/output interface unit (2) perform input or output switching through a configuration working mode.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202120284806.3U CN214311370U (en) | 2021-02-02 | 2021-02-02 | Multi-interface, input and output configurable wiegand communication expansion board |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202120284806.3U CN214311370U (en) | 2021-02-02 | 2021-02-02 | Multi-interface, input and output configurable wiegand communication expansion board |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN214311370U true CN214311370U (en) | 2021-09-28 |
Family
ID=77832502
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202120284806.3U Expired - Fee Related CN214311370U (en) | 2021-02-02 | 2021-02-02 | Multi-interface, input and output configurable wiegand communication expansion board |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN214311370U (en) |
-
2021
- 2021-02-02 CN CN202120284806.3U patent/CN214311370U/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101038577B (en) | Communication interface for an electric device | |
| US10998737B2 (en) | Intelligent switch system | |
| CN203658996U (en) | Chip interface multiplex circuit and mobile terminal | |
| CN105681145A (en) | FPGA-based FlexRay communication module | |
| CN209199093U (en) | Conversion circuit for two-wire UART serial ports and single line UART serial communication | |
| CN111538689B (en) | Multi-channel PCIE (peripheral component interface express) adapter card with two heterogeneous ends | |
| CN114839897A (en) | Multi-interface, input and output configurable wiegand communication expansion board | |
| CN214311370U (en) | Multi-interface, input and output configurable wiegand communication expansion board | |
| CN102445981B (en) | Data transmission system and data transmission method | |
| CN113722259A (en) | RS-485 and RS-232 shared interface circuit | |
| CN107908584B (en) | Multi-path RS-485 communication network | |
| CN110704345A (en) | PCIE-based high-speed multi-serial-port card system and sending and receiving methods thereof | |
| CN107070547B (en) | A kind of CPCI type gigabit Ethernet device with failure monitoring ability | |
| CN214504203U (en) | Equipment of PLC multimode extension | |
| JP2024508592A (en) | USB interface multiplexing method, circuit, electronic equipment and storage medium | |
| CN214504405U (en) | Integrated signal conversion device of optical communication test system | |
| CN209930254U (en) | Serial port self-sending and self-receiving control circuit | |
| CN106708772A (en) | Intelligent USB concentrator | |
| CN207838301U (en) | A kind of electronic building blocks electric connection system | |
| CN216053016U (en) | Different data bus signal access system | |
| CN107809264B (en) | RS485 changes eight way RS 232's wireless communication converter | |
| CN214122761U (en) | Hardware configuration isolation IO and RS485 switching circuit | |
| CN112052212A (en) | RS485 communication flow control isolation circuit | |
| CN204408711U (en) | There is the LED control terminal of line and radio communication handoff functionality | |
| CN209231923U (en) | A kind of dynamic isolated form electronic scale communication interface of the free drive based on USB |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20210928 |